Browse tech roles

System Verilog UVM ASIC Design Verification Python Perl TCL Shell Scripts Verilog Formal Verification Veloce HAPS Ethernet UCIE UAL SPI I2C SerDes D2D PHY ODSP +14 more Show less

SystemVerilog UVM ASIC Verification Python Perl FPGA Cadence Palladium Siemens Veloce Synopsys ZeBu PCIe Ethernet CXL HBM DDR SoC Architecture Silicon Bring-up Post-Silicon Validation Regression Infrastructure +13 more Show less

System Verilog UVM Formal Verification DDR5 LPDDR6 HBM4 Synopsys VCS Cadence Xcelium Assertion-Based Verification Gate-Level Simulation Power-Aware Verification VC Formal JasperGold Questa Formal Network-on-Chip Regression Management +11 more Show less

SystemVerilog UVM ASIC SoC Formal Verification UPF Power-Aware Verification Coverage-Driven Verification Post-Silicon Validation PCIe USB DDR Emulation Prototyping +9 more Show less

SystemVerilog UVM Formal Verification Assertions GLS Low Power Verification Analog Mixed Signal Simulation Micro-architecture +3 more Show less

UVM SystemC C Matlab DPI-C Digital Verification Modem Design Formal Verification pre silicon post silicon Scripting CMOS +7 more Show less