Browse tech roles

System Verilog UVM Verilog Mixed-Signal Verification RF Python Matlab UPF Virtuoso Composer ADE HED HDL SOC Automation Debugging +10 more Show less

System Verilog UVM Verilog Mixed-Signal Verification RF Python Matlab UPF Virtuoso Composer ADE HED HDL SOC Automation Bug Tracking +10 more Show less

SystemVerilog Mixed-Signal Verification Real Numbered Modeling SystemC C++ Python Perl Matlab AMS High-Level Synthesis WiFi UWB Signal Processing Emulation ADC DAC +11 more Show less

Analog IC Design Mixed-Signal Design VerilogA Python Matlab C OpAmps Spectrum Analyzers Oscilloscopes Signal Generators Design for Testability Device Physics +7 more Show less

Analog IC Design Mixed-Signal Design VerilogA Python Matlab C ASIC Design Spectrum Analyzers Oscilloscopes PLLs LDOs OpAmps ESD Compliance Design for Testability +9 more Show less

SystemVerilog RNM AMS Cadence mixed signal verification Assertions SOC Digital Verification RF Circuit Theory PLL Data Converters LNA PA Mixers +9 more Show less

SystemVerilog RNM AMS Mixed Signal Verification Cadence Assertions RF Circuit Theory Data Converters PLL LNA PA Mixers Self-checking Models +8 more Show less

SystemVerilog RNM AMS Cadence mixed signal verification Assertions PLL Data Converters LNA PA Mixers +6 more Show less

AMS Cadence Synopsys Siemens Python Perl C++ TCL SystemVerilog VerilogA Verilog Verilog-AMS VHDL Spectre HSPICE Finesim Virtuoso SKILL ADE SPICE AI Agents +16 more Show less

Python Perl C/C++ TCL SystemVerilog VerilogA Verilog Verilog-AMS VHDL Cadence Xcelium Verisium SimVision AMS Designer Synopsys VCS Verdi Questa Symphony Spectre PrimeSim HSPICE Finesim AFS Virtuoso SKILL ADE SPICE DSPF LLMs AI Agents Revision Control +27 more Show less

Python Perl TCL SystemVerilog Verilog VerilogA Verilog-AMS VHDL Cadence Spectre Xcelium Verisium SimVision AMS Designer Synopsys VCS Verdi PrimeSim HSPICE Finesim Siemens Questa Symphony AFS Virtuoso SKILL ADE SPICE DSPF wreal Real Number Modeling LLMs AI Agents Revision Control +29 more Show less

RTL Design Verilog System Verilog Mixed-Signal LINT CDC RDC Python Perl Synthesis DFT System-Verilog assertions Scripting Physical Design Clock Domain Crossing +10 more Show less