Browse tech roles

SystemVerilog UVM C++ Python PCIe CXL CHI VCS Debussy GDB +5 more Show less

PCIe CXL AXI CHI Verilog SystemVerilog RTL design performance analysis power optimization Data link layer Physical layer Memory (DDR, LPDDR) SerDes Python CI/CD +10 more Show less

PCIe CXL AXI CHI Verilog SystemVerilog RTL design performance analysis power optimization Data link layer Physical layer Memory (DDR, LPDDR) SerDes Python CI/CD +10 more Show less

Python C++ CUDA PyTorch JAX GPU MLPerf NVIDIA Deep Learning Computer Architecture Performance Modelling Automation Tools System Simulators Cloud Services Data Centers +10 more Show less

C CUDA OpenACC OpenMP MPI pthread TBB SQL Spark PostgreSQL Hadoop Docker Kubernetes CI/CD Prometheus Grafana Git Python Go +14 more Show less

Python C++ CUDA MLPerf NVIDIA_Deep_Learning_Platform GPU Computer_Architecture Performance_Modeling CI/CD Docker Kubernetes Terraform AWS Prometheus Grafana +10 more Show less

C/C++ Python JavaScript High-speed IO validation SERDES performance tuning Ethernet InfiniBand Datacenter system management Datacenter security Datacenter networking Datacenter storage Oscilloscopes Digital Multi Meter CI/CD +9 more Show less