Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

5 of up to 20 (filtered)

Senior ASIC RTL Engineer

Cisco

San Jose, CA +1 6 days ago $167,700–$245,200
Actively hiring Confirmed live today Posted this week High trust Competitive pay
Verilog System Verilog DFT MBIST AMBA AXI APB AHB JTAG UPF Formal Verification Linting CDC Checkers Synthesis Post-Silicon Debug Power Optimization Power Estimation
7+ yrs exp Hybrid

Senior Engineer, GPU RTL Design

Samsung Electronics

Austin, TX +1 18 days ago $124,000–$208,400
Actively hiring Confirmed live today Trusted Below market
Verilog SystemVerilog RTL Design ASIC Design GPU Architecture Microarchitecture Synthesis Linting Timing Analysis SoC Hardware Design PPA Digital Design Cache Design Memory Systems Datapath Control Logic

Senior Engineer, GPU RTL Design - Pixel Pipe

Samsung Electronics

San Jose, CA 18 days ago $124,000–$208,400
Actively hiring Confirmed live today Trusted Below market
Verilog SystemVerilog RTL Design GPU Architecture SoC ASIC Design Flow Linting Synthesis Timing Analysis Microarchitecture PPA Digital Design Debug Simulation
2+ yrs exp

Senior RTL Engineer, IO Die and Interconnect IP

Samsung Semiconductor

San Jose, CA 67 days ago $138,000–$206,000
Actively hiring Confirmed live yesterday High trust Below market
Verilog SystemVerilog RTL PCIe CXL UCIe SoC Microarchitecture Python Tcl Perl AXI ACE CHI APB IP-XACT NoC AI/ML Agentic AI Chiplet
5+ yrs exp

Senior RTL Engineer, Memory Centric Computing

Samsung Semiconductor

San Jose, CA 69 days ago $138,000–$206,000
Actively hiring Confirmed live today High trust Below market
Verilog System Verilog HLS RTL Microarchitecture Computer Architecture Memory Controller NoC Interconnect IP SOC Integration AI/ML Pipelining Data Compression Hardware Architecture
5+ yrs exp