Browse tech roles

High-speed Digital Power Management Schematic Capture BOM Power Integrity PCIe USB Ethernet SPI I2C DDRx ARM x86 Oscilloscopes Logic Analyzers Low-power Design +11 more Show less

Signal Integrity FPGA Xilinx Altera HDL SERDES DDR3 DDR4 DDR5 I2C JTAG UART SPI PCIe eMMC Linux Mentor Graphics DxDesigner Vivado Quartus HyperLynx Sigrity PowerSI PowerDC ADS Ansys HFSS SPICE Python Perl +22 more Show less

PCB Design Cadence Allegro Mentor Expedition SPICE PCIe Gen5/6 LPDDR4x/5x DDR4/5 Ethernet JTAG Signal Integrity Power Integrity BMC x86 ARM SMBus PMBus SPI PWM Oscilloscopes Logic Analyzers Circuit Simulation +16 more Show less

PCB Design Cadence Allegro Mentor Expedition SPICE PCIe Gen5/6 LPDDR4x/5x DDR4/5 Ethernet Signal Integrity Power Integrity JTAG BMC SMBus PMBus SPI PWM x86 ARM Oscilloscopes Logic Analyzers Circuit Simulation +16 more Show less

PCB Design Cadence Allegro Mentor Expedition Signal Integrity Power Integrity PCIe Gen5/6 LPDDR4x/5x DDR4/5 Ethernet JTAG SPICE x86 ARM BMC SMBus PMBus SPI PWM Oscilloscopes Logic Analyzers Circuit Simulation +16 more Show less

Verilog System-Verilog RTL Design ASIC Design Flow Synthesis Static Timing Analysis Formal Verification Physical Design ECO UPF CPF CDC RDC Synopsys Design Compiler Conformal LEC Synopsys Formality Synopsys PrimeTime UNIX Perl TCL Shell Scripting +16 more Show less

ASIC Verilog system-verilog RTL Design SoC DFT Synthesis Timing Closure AHB AXI Root of Trust Cryptography Error Correction Codes Silicon Testing Digital Design Microarchitecture +11 more Show less

RTL Verilog System Verilog Python C C++ ASIC Low Power Design Synthesis Linux Perl Makefiles XML GenAI Computer Architecture Embedded Systems +11 more Show less

RTL Verilog SystemVerilog C++ SystemC Python Perl Linux DSP 3GPP 4G 5G Low Power Design Synthesis Generative AI Makefiles XML +12 more Show less