Browse tech roles

UVM SystemVerilog Verilog C C++ Assembly Python RTL Digital Logic Design Constrained Random Testing Makefile Emulation Wireless Protocols Power Analysis SoC Design +10 more Show less

UVM SystemVerilog Verilog C C++ Assembly Python Makefile Constrained Random Testing Emulation Digital Logic Design Chip Architecture Microarchitecture Wireless Protocols Power Analysis +10 more Show less

SystemVerilog UVM Python Perl TCL LLM UPF PCIe USB DDR Formal Verification Gate Level Simulation Simulators Waveform Viewers OOP +10 more Show less

SystemVerilog UVM Verilog ASIC Verification SystemVerilog Assertion Python Perl Matlab FPGA Palladium Constrained Random Testing Functional Coverage Machine Learning AI Bluetooth UWB WLAN Zigbee +13 more Show less

SystemVerilog UVM Verilog SystemVerilog Assertion Python Shell Perl Matlab FPGA Palladium ASIC Verification Constrained Random Testing Functional Coverage Machine Learning AI Bluetooth UWB WLAN Zigbee +14 more Show less

SystemVerilog UVM Verilog UPF Python C C++ Formal Verification JasperGold PCIe AXI AHB SVA RTL ASIC SOC WiFi Bluetooth Perl +14 more Show less

SystemVerilog UVM Verilog UPF Python C++ Perl Formal Verification JasperGold SVA PCIe AXI AHB WiFi Bluetooth RTL Verification AI/ML Assembly +13 more Show less

SystemVerilog UVM ASIC Verification Mixed-Signal Co-simulation Functional Coverage Assertion-Based Verification Python PLL DAC ADC RF Digital Design Verification Planning +8 more Show less

SystemVerilog UVM Python Verilog VHDL Mixed-Signal Verification Real-Number Modeling Assertion-Based Verification RTL Simulation Bash Perl ASIC Verification Functional Coverage +8 more Show less

UVM System C C++ C Matlab Formal Verification DPI-C RTL FPGA Emulation DSP Scripting +7 more Show less

ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting Logic Design +4 more Show less

System Verilog UVM C Assertion-Based Verification (SVA) Coverage-Driven Verification Python Formal Verification Portable Stimulus (PSS) PCIe CXL DDR HBM Ethernet Veloce Palladium ZeBu RTL SoC Architecture AI/ML Accelerators +14 more Show less

System Verilog Verilog UVM Python C-DPI Palladium Protium Zebu Veloce Perl System Verilog Assertions Emulation Splunk +8 more Show less

ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting +3 more Show less

UVM C/C++ Formal Verification Matlab System C DPI-C RTL FPGA Emulation Scripting DSP CMOS +7 more Show less

PMIC Systems Power Electronics Python MATLAB Mentor Graphics PCB Layout Firmware SMPS LDO Buck Converters Boost Converters Post-silicon Verification Thermal Analysis Power Distribution Networks PWB Design Excel +11 more Show less

System Verilog UVM C Assertion-Based Verification (SVA) Python Coverage-Driven Verification RTL Formal Verification Portable Stimulus (PSS) LLM RAG PCIe Ethernet DDR HBM Veloce Palladium ZeBu Cache Coherency ACE CHI CXL +17 more Show less

DSP Microprocessor Design Computer Architecture C C++ Python Embedded Systems Design Verification Digital Design Logic Design Machine Learning Instruction Set Architecture Architectural Simulators Design Synthesis Emulators Test Generators +11 more Show less

SystemVerilog UVM ASIC Verification IEEE 802.11 DSP Assertion-Based Verification Bus Functional Models Transaction-Level Modeling WiFi Bluetooth Cellular Digital Communication Systems +7 more Show less

SystemVerilog UVM Verilog ASIC Verification Python Perl FPGA Palladium Machine Learning AI Bluetooth UWB WLAN Zigbee AMBA Constrained Random Testing Functional Coverage +12 more Show less