Browse tech roles

ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting Circuit Design Layout +5 more Show less

UVM SystemVerilog Verilog C C++ RTL GPU Architecture SystemC TLM Linux Perl Ruby Shell Scripting Makefiles ASIC Design Verification Simulation High-Level Synthesis +12 more Show less

ASIC RTL GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting SoC +5 more Show less

System Verilog UVM C SVA Python Coverage-Driven Verification Formal Verification Portable Stimulus (PSS) Emulation Veloce Palladium ZeBu PCIe CXL Ethernet DDR HBM RTL ASIC Design +14 more Show less

ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting Circuit Design Layout +5 more Show less

ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting Circuit Design Layout +5 more Show less

SystemVerilog UVM Verilog VHDL Python C++ Perl Formal Verification UPF AMBA AXI AHB APB RTL Object-Oriented Programming Scripting Automation +12 more Show less

PMIC Power Management Systems VerilogAMS VerilogA VerilogPLI EDA Tools SPICE MATLAB Verilog VHDL C Python C# F# PCB Design DC-DC Converters Mixed-Signal JTAG +13 more Show less

SystemVerilog UVM SVA VCS Questa JasperGold Python Perl Gate Level Simulation Formal Verification mixed signal simulation PCIe USB MIPI CXL LPDDR5 LPDDR6 Low Power Verification +13 more Show less

System Verilog UVM C Python SVA RTL Assertion-Based Verification Coverage-Driven Verification Portable Stimulus Formal Verification Emulation LLM RAG PCIe Ethernet CXL HBM DDR Cache Coherency +14 more Show less

SystemVerilog UVM SVA RTL Gate-level Netlists Python Perl Tcl Git FPGA Emulation Synopsys Cadence Mentor Co-simulation iJTAG Tessent DesignSync +13 more Show less

SystemVerilog UVM Verilog VHDL Python C++ Perl Formal Verification UPF AMBA AXI AHB APB RTL Object-Oriented Programming Scripting Automation +12 more Show less

UVM SystemVerilog Verilog Matlab C System C Formal Verification RTL ASIC Digital Verification test bench CMOS DSP Communication Systems +9 more Show less

ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting SoC IC Package +5 more Show less

ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Validation Scripting SoC +5 more Show less

SystemVerilog UVM Verilog SystemVerilog Assertion Python Perl Matlab FPGA Palladium Machine Learning AI RTL Verification Constrained Random Testing Bluetooth WLAN Zigbee UWB +12 more Show less

SystemVerilog UVM Verilog ASIC Verification Python Perl FPGA Palladium Machine Learning AI Bluetooth WLAN Zigbee UWB AMBA RTL Constrained Random Testing +12 more Show less

Python Perl TCL GNU Make JavaScript EDA Tools VLSI CAD Automation Design Verification ASIC Design +5 more Show less

UVM SystemVerilog Verilog SystemC Matlab C DPI-C Formal Verification RTL ASIC Digital Verification Scripting CMOS +8 more Show less

UVM C++ C Matlab Formal Verification System C DPI-C RTL FPGA Emulation Scripting ASIC Design Digital Verification CMOS +9 more Show less