Principal Design Verification Engineer - QGOV

Qualcomm

Actively hiring
San Diego, CA Posted 31 days ago $192,000$288,000 / year

At a glance

AI generated

TL;DR

Join Qualcomm Technologies Inc.’s Design Verification team as a senior verification engineer with over 10 years of experience in RTL design and embedded systems architecture. You will develop scalable verification methodologies for simulation and emulation environments, create comprehensive test plans for hardware building blocks and standard interfaces like PCIe, DDR, and USB, and own end-to-end DV tasks including coding test benches, writing assertions, and achieving coverage goals. Essential skills include expertise in Verilog/SystemVerilog, UVM-based verification, and experience with emulation platforms such as Palladium and Veloce. Additionally, familiarity with communication protocols, formal verification methodologies, and scripting languages like Perl or Python is highly desirable. This role involves working on large-scale silicon design projects, requiring a strong understanding of chip-level functional models and the ability to develop CAD infrastructure for test and debug automations.

Skills

Verilog System Verilog UVM Git Vivado Palladium Zebu Veloce Perl Python Linux

What you'll do

  • Develop verification methodology for scalable and portable environments across simulation and emulation.
  • Create test plans to verify hardware building blocks and standard interfaces like PCIE, DDR, USB.
  • Own end-to-end DV tasks including coding test benches, writing assertions, and achieving coverage goals.
  • Explore innovative DV methodologies to enhance the quality and efficiency of test benches.
  • Develop and maintain emulation environments to collect metrics related to performance and functionality.

What we're looking for

  • 10+ years of RTL/FPGA design experience in Verilog and embedded system architecture.
  • Extensive Design Verification expertise with simulation and emulation flows.
  • Development and maintenance of scalable verification environments across platforms.
  • Strong knowledge of communication protocols like PCIE, DDR, USB, I2C, SPI.
  • Experience with System Verilog/UVM for assertion and coverage-based verification.
  • Familiarity with formal verification methodologies and emulation platforms (Palladium, Zebu).
  • U.S. Government security clearance required.

Market check

Salary context

This $192,000–$288,000 range sits above 78% of similar postings on FindRole.

Peer median band

$142,800$230,100

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$157,050$225,000

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 569 open roles on FindRole.

Listed pay typically runs $148,300–$224,400 across 536 roles with salary data.

Most-posted roles

View all roles at Qualcomm

More like this

Similar roles

Staff/Sr. Staff Design Verification Engineer - QGOV

Qualcomm

San Diego, Ca,Us, US 71 days ago $164,000$246,000
Verilog SystemVerilog UVM Git Vivado Palladium Zebu Veloce C++ Python Perl Linux AXI4-x DDRx PCIe JTAG DPI Simulation Emulation Formal Verification Static Verification

Principal RTL Design Engineer - QGOV

Qualcomm

San Diego, Ca,Us, US 43 days ago $192,000$288,000
Verilog SystemVerilog RTL FPGA ASIC Python Perl PCIe UART I2C DDRx SPI USB ARM RISC-V Multi-Power-Domain Multi-Clock-Domain Scripting Automation Design-for-Testability Emulation Synthesis

Design Verification Engineer

Broadcom

Usa-Co Broomfield, US 38 days ago $108,000$172,800
SystemVerilog UVM SVA Perl Python Tcl git DesignSync Synopsys Cadence Mentor Palladium Veloce Zebu Xilinx ICL PDL Tessent

System Verification Engineer

Nvidia

Us, Ca, Santa Clara, US 39 days ago $136,000$218,500
C++ SystemVerilog Verilog VHDL Perl Python UVM PCIe CXL NVLink InfiniBand Ethernet I2C I3C SPI UART ARM CHI Zebu emulation