Wireless Design Verification Engineer

Apple Inc

Confirmed live 2 days ago Low trust

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$122,700–$214,300 / yr
Posted
144 days ago
Freshness
Confirmed live 2 days ago

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $191k
This role $168k
$110k most similar roles pay here $237k

This role pays less than 66% of similar roles. Most pay $167,925–$214,000 — the shaded band above. At the midpoint, this role pays about $168k versus about $191k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 1984 open roles on FindRole.

Listed pay typically runs $175,000–$277,600 across 1590 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Wireless Design Verification Engineer

As a Wireless Design Verification Engineer, you will join the Wireless Connectivity team to ensure first-time-right silicon success for multi-gigabit wireless technology and WiFi SoCs. You will be responsible for the entire verification lifecycle, including test planning, environment bring-up, and feature closure for controllers, datapaths, subsystems, protocols, low power capabilities, and SOC integration frameworks. Your daily work involves developing comprehensive UVM testbench environments and BFMs across block to system levels while implementing constrained random scenarios to exercise complex functionality. You will also track regression metrics, resolve issues, address coverage gaps, and enhance simulation infrastructure automations. Required skills include experience with ASIC verification, RTL simulation workflows, and functional coverage analysis. Preferred technical proficiencies include Python, Perl, or Bash scripting, assertion-based verification, DPI-based approaches, and Power-Aware or UPF simulations.

What you'll do

  • Own the entire verification lifecycle from initial test planning and environment bring-up to final feature closure.
  • Develop comprehensive UVM testbench environments and BFMs spanning block to system levels.
  • Implement constrained random scenarios to exercise complex protocol, control, and datapath functionality.
  • Drive project closure by tracking regression metrics, resolving bugs, and addressing coverage gaps.
  • Define verification strategies for wireless features in collaboration with cross-functional Systems and Design teams.
  • Enhance simulation infrastructure through the development of automation scripts.

What we're looking for

  • A bachelor's degree is required.
  • Experience with ASIC verification or complex digital IP development is required.
  • Experience developing testbench environments, components, and scenarios in simulation is required.
  • Knowledge of constrained random testing, functional coverage analysis, and RTL simulation workflows is required.
  • Experience with bus functional models, transaction modeling, and assertions is preferred.
  • Exposure to system-level modeling or DPI-based verification approaches is preferred.
  • Proficiency in Python, Perl, or Bash scripting for automation is preferred.
  • Experience with Power-Aware or UPF simulations is preferred.

More like this

Similar roles

Wireless Radio Verification Engineer

Apple Inc

San Diego, CA 144 days ago $122,700$214,300
UVM SystemVerilog Python Verilog VHDL Mixed-Signal Verification Assertion-Based Verification RTL Simulation Functional Coverage Perl Bash RF Real-Number Modeling ASIC Verification

Wireless Radio Verification Engineer

Apple Inc

Sunnyvale, CA 144 days ago $129,300$225,300
UVM SystemVerilog Python Verilog VHDL Mixed-Signal Verification Assertion-Based Verification RTL Simulation Real-Number Modeling Perl Bash ASIC Verification Digital Design Functional Coverage

Wireless Design Verification Engineer

Apple Inc

San Diego, CA 57 days ago $122,700$214,300
SystemVerilog UVM Verilog ASIC Verification Python Perl FPGA Palladium Machine Learning AI Bluetooth WLAN Zigbee UWB AMBA RTL Constrained Random Testing

Wireless Design Verification Engineer

Apple Inc

San Francisco, CA 57 days ago $129,300$225,300
SystemVerilog UVM Verilog Python Shell Perl Palladium FPGA RTL Verification MAC PHY DMA AMBA Bluetooth WLAN Zigbee UWB Machine Learning AI

Wireless PHY Design Verification Engineer

Apple Inc

San Diego, CA 144 days ago $122,700$214,300
UVM SystemVerilog ASIC Verification IEEE 802.11 DSP Assertion-Based Verification Functional Coverage Scoreboarding Bus Functional Models Wireless Protocols Bluetooth Cellular Transaction-Level Modeling