Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

Active Keyword: FPGA Engineer Remove filter Location: Redmond Remove filter Clear all

7 of up to 20 (filtered)

Senior FPGA Modem and Physical Layer Development Engineer

Amazon Inc

Austin, TX +3 2 days ago $159,200–$215,300
Actively hiring Posted this week Verified listing Above market
SystemVerilog VHDL Xilinx AMD_FPGA Intel_Altera_FPGA RF_front_end ARM_FPGA_SoC Physical_Layer_Design High_Speed_Signal_Generators Signal_Analyzers C C++ Low_Level_Drivers Hardware_In_The_Loop_Testing RTL_Development
Save

FPGA Engineer

Amazon Inc

El Segundo, CA +2 2 days ago $136,000–$184,000
Actively hiring Posted this week Verified listing Below market
Verilog SystemVerilog VHDL Xilinx Vivado Microchip Libero Linux Python Perl PCIe DDR FPGA RTL Simulation Timing Closure Debugging Vitis Formal Verification ARM DSP ISAs
Save

FPGA Engineer

Amazon Inc

Redmond, WA 2 days ago $117,300–$160,000
Actively hiring Posted this week Verified listing Below market
Python System Verilog UVM Xilinx AMD FPGAs RTL coding CDC RDC AXI4 AXI Streaming CI/CD HDL simulation HIL testing FPGA optimization ASIC design
Save

Senior Hardware Design Engineer, LEO KMM FPGA

Amazon Inc

San Diego, CA +2 2 days ago $137,300–$185,700
Actively hiring Posted this week Verified listing Below market
RF PCB Schematic Capture DVT Qualification Production Test ASIC Subsystem Design Prototyping Signal Characterization Manufacturing Engineering RF Avionics Troubleshooting Debugging Firmware Integration Factory Software
Save

Senior FPGA Engineer, LEO Payload FPGA

Amazon Inc

Redmond, WA 2 days ago $159,200–$215,300
Actively hiring Posted this week Verified listing Above market
Verilog SystemVerilog Vivado Libero SoC ModelSim Python TCL PCIe DDR Ethernet Git UVM DO-254 Versal ACAP IGLOO2
Save

Senior FPGA Engineer, Direct to Device

Amazon Inc

Redmond, WA 2 days ago $151,200–$204,600
Actively hiring Posted this week Verified listing Competitive pay
Python C++ System Verilog Linux Unix Xilinx FPGAs AMD FPGAs AXI4 AXI Streaming High speed networking SerDes 50G/100G Ethernet Interlaken Phased array antennas RF systems FPGA optimization RTL coding Simulation Validation
Save

FPGA/ASIC Design Engineer, Silicon Engineering

SpaceX

Redmond, WA 24 days ago $125,000–$145,000
Actively hiring Verified listing Below market
SystemVerilog Verilog Python C C++ Bash DSP AXI AHB APB FPGA ASIC Microprocessors Oscilloscopes Spectrum Analyzers
Save