Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

Active Keyword: ASIC Verification Engineer Remove filter Location: Irvine Remove filter Clear all

5 of up to 20 (filtered)

ASIC Design Verification Engineer

Broadcom

Irvine, CA +2 12 days ago
Actively hiring Confirmed live yesterday High trust
System Verilog UVM Constrained Random Verification VCS Incisive Python Perl SVA OOP Coverage Closure Ethernet AI/ML Scripting
10+ yrs exp
Save

ASIC Verification Engineer

Broadcom

Irvine, CA 60 days ago
Actively hiring Confirmed live yesterday High trust
SystemVerilog UVM Verilog VHDL C++ C Python Perl TCL ASIC Verification Logic Design Computer Architecture Networking Protocols IEEE Ethernet Object-Oriented Programming Scripting
3+ yrs exp
Save

ASIC Verification Engineer

Broadcom

Irvine, CA +1 62 days ago $101,000–$162,000
Actively hiring Confirmed live yesterday High trust Below market
SystemVerilog UVM Verilog VHDL C++ C Python Perl TCL ASIC Design Logic Design Electronic Circuit Design IEEE Ethernet Object Oriented Programming Scripting Verification Environment
3+ yrs exp
Save

Senior ASIC Design Verification Engineer

SpaceX

Irvine, CA 105 days ago $165,000–$260,000
Actively hiring Confirmed live yesterday Low trust Competitive pay
ASIC Design Verification UVM OVM VMM Python RTL Design Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Functional Coverage Test Plans Scripting
5+ yrs exp
Save

ASIC Design Verification Engineer

Broadcom

Irvine, CA +2 132 days ago $129,400–$207,000
Actively hiring Confirmed live today High trust Below market
System Verilog UVM Constrained Random Verification VCS Incisive Python Perl OOP SVA Coverage Closure Ethernet AI/ML Scripting
10+ yrs exp
Save