Browse tech roles

UVM SystemVerilog C++ VCS Debussy GDB Assertion-based Verification Functional Coverage Random Stimulus Digital Design Computer Architecture Object-Oriented Programming Post-silicon Verification +8 more Show less

SystemVerilog UVM C C++ Python Perl ASIC Design Verification Methodology Constrained Random Testing Assertion-Based Verification VCS IES GDB Debussy Memory Management Computer Architecture Testbenches Coverage Closure +13 more Show less

SystemVerilog UVM ASIC Verification VCS Verdi Python C/C++ Perl UPF DFT Functional Coverage Assertion-based Verification Machine Learning SoC GDS Automated Verification Flows +11 more Show less

SystemVerilog UVM C C++ Python Perl ASIC Verification Constrained Random Testing Assertion-based Verification VCS IES GDB Debussy Memory Management Computer Architecture Functional Coverage Scoreboards +12 more Show less

ASIC UVM SystemVerilog Verilog Python Perl VCS Verdi Xcelium Automation RTL Pre-silicon Verification Scripting Infrastructure Simulation Debug Metrics +12 more Show less

SystemVerilog C++ UVM VCS GDB Debussy Assertion-based Verification Random Stimulus Functional Coverage ASIC Verification SoC Memory Subsystem High Speed IO Protocols Memory Coherence Object Oriented Programming +10 more Show less