Browse tech roles

STA ASIC Design Timing Closure Primetime SDC Tcl Perl Synthesis DFT Backend Signal Integrity RTL Clock Structure +8 more Show less

Static Timing Analysis PrimeTime Tempus TCL Python Perl SDC RTL Logic Synthesis PnR Parasitic Extraction Logic Equivalence clock-domain crossing Assertion Based Verification Variation Modeling Noise Analysis +11 more Show less

STA Timing Closure TCL Python Perl Physical Design ECO SPICE OCV Crosstalk Circuit Modeling Netlist to Tapeout SoC Design +8 more Show less

STA Timing Closure Physical Design Perl TCL ECO SPICE SoC Circuit Modeling OCV Crosstalk Netlist to Tapeout +7 more Show less

STA Timing Closure Physical Design ECO Perl TCL SPICE SoC OCV Crosstalk Circuit Modeling Netlist to Tapeout +7 more Show less

Primetime Tempus TCL Python Perl Physical Design Place & Route Physically Aware Synthesis LEC DVS Cross Talk OCV Extraction Scripting +9 more Show less