Senior ASIC Floorplan Design Engineer
Santa Clara, CA
12 days ago
$196,000–$310,500
Verilog
SystemVerilog
Python
Perl
C++
CAD
VLSI
ComputerArchitecture
ChipFloorplan
PowerClockDistribution
Packaging
P&R
TimingClosure