Amd

367 open roles Visit website
Sign in to favorite

Employer

About Amd

Published by FindRole · most recent listing · Methodology

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 367 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 367 roles with salary data.

Most-posted roles

How Amd posts

Employer behavior measured from this employer’s own listings, including ones that have since closed.

100.0%
of open roles publish a salary range

Layoffs · WARN filings

57 workers affected across 1 filing since 2023.

Source: U.S. Worker Adjustment and Retraining Notification (WARN) Act filings.

Open roles

367 total

Principal System Software Architect, AI/GPU Platforms

Austin, TX +1 94 days ago $204,000–$306,000
Actively hiring Confirmed live 2 days ago High trust Above market
ROCm GPU HMM RDMA InfiniBand RoCE MPI RCCL NCCL CUDA HIP Triton PyTorch TensorFlow JAX ONNX MLIR OpenCL Vulkan
Hybrid
Save

HSIO Validation Execution Engineer

Austin, TX 94 days ago $163,200–$244,800
Actively hiring Confirmed live 2 days ago Trusted Above market
PCI Express CXL x86 Python C/C++ Perl Linux JTAG Oscilloscopes Protocol Analyzers Post-Silicon Validation BIOS Firmware Networking Root Cause Analysis Verification Emulation
8+ yrs exp Hybrid
Save

Senior Design Verification Engineer

Santa Clara, CA 95 days ago $141,760–$212,640
Actively hiring Confirmed live 2 days ago High trust Competitive pay
SystemVerilog UVM VCS Verdi DVE Python Tcl Make PCIe Ethernet DDR AXI DMA Shell Perl C/C++ Formal Verification UPF FPGA HAPS
Hybrid
Save

Senior Failure Analysis Engineer, Test Development

Secaucus, NJ 98 days ago $138,000–$207,000
Actively hiring Confirmed live 3 days ago High trust Competitive pay
GPU AI/ML Python Shell Scripting Linux Windows Firmware Hardware Automation Telemetry Data Center Infrastructure Failure Analysis Validation Diagnostics Test Development Scripting Orchestration
Save

Failure Analysis Engineering Manager, GPU ASIC and PCBA Debug

Secaucus, NJ 99 days ago $147,200–$220,800
Actively hiring Confirmed live 3 days ago High trust Competitive pay
GPU ASIC PCBA Failure Analysis Root Cause Analysis Python Shell Scripting Linux Windows Oscilloscopes Logic Analyzers Firmware Hardware Verification High-speed Digital Design HBM GDDR PCIe Schematics Data Analysis
Save

Strategic Enterprise Account Executive

Boston, MA 99 days ago $258,000–$387,000
Actively hiring Confirmed live 2 days ago High trust Above market
Data Center AI Infrastructure Salesforce CRM Enterprise Infrastructure Analytics CRM Pipeline Management Digital Transformation Hybrid Cloud System Integrators Channel Partners
Save

Memory Subsystem Architect and Design Engineer

Santa Clara, CA 99 days ago $232,000–$348,000
Actively hiring Confirmed live 3 days ago High trust Above market
DDR5 DDR4 Memory Subsystems ASIC Altium Cadence SPICE Python Root Cause Analysis Protocol Analyzers Circuit Design System Integration
Hybrid
Save

Design Verification Engineer

Santa Clara, CA 102 days ago $166,400–$249,600
Actively hiring Confirmed live 2 days ago High trust Above market
SystemVerilog UVM VCS Verdi DVE Python Tcl Perl Shell PCIe Ethernet DDR AXI DMA UPF Formal Verification C/C++ Make HAPS FPGA
Hybrid
Save

Senior Firmware Engineer

San Jose, CA +1 102 days ago $204,000–$306,000
Actively hiring Confirmed live 3 days ago High trust Above market
x86 Linux Android C C++ Python Firmware BIOS Kernel HAL BSP Middleware Hypervisors Virtualization SoC FPGA GPU CPU
Hybrid
Save

Principal Robotics Simulation Architect

Austin, TX +1 102 days ago $204,000–$306,000
Actively hiring Confirmed live 2 days ago High trust Above market
NVIDIA Isaac Sim Gazebo MuJoCo Webots Unreal Engine ROS ROS2 PyTorch TensorFlow Isaac Lab SIL HIL Digital Twin Sim-to-Real Domain Randomization
Hybrid
Save

Product Development Engineer, Product Operations

Secaucus, NJ 105 days ago $110,400–$165,600
Actively hiring Confirmed live 2 days ago Trusted Below market
DFM NPI ECO PCBA BOM CAD Hardware Engineering Server Architecture Product Development Manufacturing Processes Technical Design Reviews First Article Inspection Engineering Change Order Circuit Board Assembly Schematics
1+ yrs exp
Save

Semicustom DFT Strategy Lead

Austin, TX 106 days ago $234,320–$351,480
Actively hiring Confirmed live 2 days ago High trust Above market
DFT Design-for-Test DFD Design-for-Debug ASIC Design ATE CAD Automation Floor Planning Timing Closure Semiconductor Design
Hybrid
Save

Chip Lead, ASIC Director

San Jose, CA 106 days ago $248,800–$373,200
Actively hiring Confirmed live 2 days ago High trust Above market
ASIC RTL Physical Design Timing Closure Post-silicon Validation FPGA Tapeout Verification Custom Design Design for Test Floorplan Architecture
Hybrid
Save

Hardware Systems Design Engineer, x86 Embedded Solutions

San Jose, CA +1 106 days ago $194,400–$291,600
Actively hiring Confirmed live 2 days ago High trust Above market
x86 SoC Signal Integrity Power Delivery Network DDR4/5 LPDDR4/5 Ethernet Linux Windows Server C C++ Python Perl Oscilloscope JBERT Circuit Design root-cause analysis
Hybrid
Save

Lead Diagnostics Software Engineer, ATE Integration

Austin, TX 107 days ago $174,400–$261,600
Actively hiring Confirmed live 2 days ago High trust Above market
ATE C++ Python DFT BIST MBIST HBM UCIe STIL WGL CI/CD GitHub Firmware Silicon Validation Wafer Sort Post-Silicon Validation
Hybrid
Save

ASIC Design Engineer, Networking, DPU, AI Systems

Santa Clara, CA 108 days ago $200,000–$300,000
Actively hiring Confirmed live 2 days ago High trust Above market
ASIC RTL Design Verilog SystemVerilog C/C++ Python Tcl Shell P4 ARM RISC-V NoC AXI AMBA SoC Tapeout Silicon Bring-up
Hybrid
Save

Hardware System Architecture Fellow, AI & Data Center Networking

Santa Clara, CA 108 days ago $284,800–$427,200
Actively hiring Confirmed live 2 days ago High trust Above market
System Architecture AI Networking Data Center Networking ASIC DPUs Signal Integrity Power Delivery Board Design Packaging Firmware bring‑up Interconnect Topology
Save

Senior ASIC Design Engineer, NoC & AXI Interconnect

Santa Clara, CA 116 days ago $200,000–$300,000
Actively hiring Confirmed live 2 days ago High trust Above market
NoC AXI ACE APB SystemVerilog Verilog RTL Design VCS Python Perl Shell Scripting ASIC Design Buffer Management Post-silicon Bring-up
Save

Senior ASIC Design Engineer, Ethernet Switch & High-Speed I/O

Santa Clara, CA 116 days ago $200,000–$300,000
Actively hiring Confirmed live 3 days ago High trust Above market
RTL Design SystemVerilog Verilog Ethernet SerDes VCS Python Perl Shell Scripting ASIC Design Switch Fabric Queue Management High-speed I/O Post-silicon Bring-up
Save