SoC Power Flow Methodology Engineer

Apple Inc

Confirmed live today High trust

Quick summary

Work type: On-site
Location: San Diego, CA
Salary: $142,300–$263,300 / yr
Posted: 15 days ago
Freshness: Confirmed live today
Nearby: 99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $210k

This role $203k

$126k most similar roles pay here $294k

This role pays less than 64% of similar roles. Most pay $177,300–$241,750 — the shaded band above. At the midpoint, this role pays about $203k versus about $210k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3513 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2730 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · SoC Power Flow Methodology Engineer

Role Posting Log in to save

As a SoC Power Flow Methodology Engineer within the Low Power group, you will develop and improve low-power flow algorithms using AI and machine learning to impact mobile system-on-chip design. You will build innovative automated tools and capabilities for the Silicon Engineering Power team, focusing on the architecture, implementation, and validation of advanced low-power design and verification workflows. Your daily work involves creating flows for power analysis, optimization, and verification integrated into RTL development, synthesis, or place-and-route stages. To achieve these goals, you will utilize Python, Perl, and TCL to develop algorithms and software solutions while leveraging AI tools to enhance existing methodologies. You will also collaborate with design teams to resolve issues and ensure the adoption of low-power strategies for emerging technologies within the complex domain of high-efficiency chip design.

Skills

AI machine learning Python Perl TCL VLSI SoC Design RTL Synthesis place-and-route Power Analysis Flow Development Algorithm Design Software Testing Low-power Design

What you'll do

Develop and improve low-power flow algorithms using AI and machine learning.
Create automated tools and capabilities for the Silicon Engineering Power team.
Architect, implement, and validate advanced low-power design and verification workflows.
Define low-power strategies for emerging technologies.
Develop flows and tools for power analysis, optimization, and verification across RTL, synthesis, and P&R stages.
Leverage Python, Perl, or TCL to develop flow algorithms and software solutions.
Resolve technical issues and provide support to design teams regarding power methodologies.

What we're looking for

A bachelor's degree in a relevant field is required.
At least 3 years of relevant industry experience are required.
Solid grasp of VLSI designs and SoC design processes (preferred).
Enthusiasm for scripting and leveraging low-power expertise to innovate software solutions (preferred).
Enthusiasm for leveraging AI/ML to innovate low-power methodologies and flows (preferred).
Experience in flow development and algorithm design using Python, Perl, or TCL (preferred).
Demonstrated proficiency in contemporary software testing and development methodologies (preferred).
Familiarity with low-power principles and design techniques is advantageous (preferred).