SoC Physical Design Engineer, STA/Timing

Apple Inc

Confirmed live today Trusted

Quick summary

Work type: On-site
Location: San Jose, CA
Salary: $150,400–$277,600 / yr
Posted: 40 days ago
Freshness: Confirmed live today
Nearby: 99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $206k

This role $214k

$135k $293k

below market most similar roles pay here above market

This role pays more than 53% of similar roles. Most pay $177,250–$233,850 — the blue band above. At the midpoint, this role pays about $214k versus about $206k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3497 open roles on FindRole.

Listed pay typically runs $174,149–$277,600 across 2702 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · SoC Physical Design Engineer, STA/Timing

Role Posting Log in to save

The SoC Physical Design Engineer, STA/Timing will join the Physical Design team to manage the physical implementation of design partitions from netlist to tapeout for a highly complex SoC using state of the art process technology. The role involves working with design teams to debug constraints, facilitate logic changes for timing improvements, and create timing ECOs for project tapeout. Key responsibilities include performing deep analysis of timing paths, implementing timing infrastructure, and creating scripts and methodologies for analysis runs. The candidate must possess programming skills in Perl and TCL, along with experience in large design STA and timing closure. Technical requirements include understanding noise, crosstalk, OCV effects, circuit modeling with SPICE models, and worst-case corner selection for high-performance SoC designs in sub-micron technologies.

Skills

STA Timing Closure Perl TCL Physical Design ECO SPICE SoC Circuit Modeling OCV Crosstalk Netlist to Tapeout

What you'll do

Execute physical implementation of design partitions from netlist to tapeout for complex SoCs.
Perform deep analysis of timing paths to identify and resolve critical issues.
Create and implement timing ECOs for project tapeouts.
Develop and maintain scripts and methodologies for analysis and design runs.
Implement timing infrastructure and establish best practices for the physical design team.
Debug constraints and facilitate logic changes to improve timing performance.
Create technical documentation, guidelines, and specifications for the design process.

What we're looking for

Minimum BS degree and 3+ years of relevant industry experience.
Experience with large design STA and Timing Closure.
Programming skills with Perl and TCL.
Hands-on experience in STA (preferred).
Familiarity with timing of large high-performance SoC designs in sub-micron technologies (preferred).
Proficiency in STA and methodologies for timing closure with understanding of noise, crosstalk, and OCV effects (preferred).
Familiarity with circuit modeling, including SPICE models, and worst-case corner selection (preferred).
Familiarity with ECO techniques and implementation (preferred).