Senior Manager, Foundry Silicon Technology Enablement

Samsung Semiconductor

Confirmed live today High trust

Quick summary

Work type
On-site
Location
San Jose, CA
Salary
$189,000–$301,000 / yr
Posted
99 days ago
Freshness
Confirmed live today

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $227k
This role $245k
$160k $316k
below market most similar roles pay here above market

This role pays more than 66% of similar roles. Most pay $206,875–$246,150 — the blue band above. At the midpoint, this role pays about $245k versus about $227k for comparable roles.

Based on 240 similar postings.

Employer

About Samsung Semiconductor

Samsung Semiconductor is the global semiconductor business unit of Samsung Electronics, designing and manufacturing memory chips, logic semiconductors, and foundry solutions for a broad range of applications.

Samsung Semiconductor currently has 36 open roles on FindRole.

Listed pay typically runs $163,000–$253,000 across 36 roles with salary data.

Most-posted roles

View all roles at Samsung Semiconductor

At a glance

TL;DR · Senior Manager, Foundry Silicon Technology Enablement

JOB TITLE: Senior Manager, Foundry Silicon Technology Enablement The Senior Manager, Foundry Silicon Technology Enablement leads technical engagements with customers and ASIC partners to define product and platform technology requirements. Working within the Foundry team, this role involves identifying technology gaps, driving solutions, and collaborating with cross-functional teams including IP, Packaging, and Design Enablement to deliver customized silicon solutions. Key responsibilities include performing benchmarking activities to set PPA scaling targets, influencing technology roadmaps, and supporting business development for new customers. The role requires deep knowledge of CMOS fundamentals, device physics, advanced process technology, and circuit design concepts. Candidates must demonstrate experience in logic technology development, PPA analysis across libraries and memory compilers, and automotive segment requirements including reliability and functional safety. This position solves complex silicon scaling challenges across various technology nodes.

What you'll do

  • Define critical product and platform technology requirements with customers and ASIC partners.
  • Identify and quantify technology gaps and drive internal development teams to deliver solutions.
  • Map customer requirements to existing foundry offerings to ensure successful silicon delivery.
  • Drive benchmarking activities to analyze the competitive landscape and set PPA scaling targets.
  • Influence technology roadmaps to maintain the foundry's leadership position in the market.
  • Support business development activities to secure new customers and explore differentiated technology solutions.
  • Publish regular analysis and benchmarking reports based on industry conference attendance.
  • Enable platform solutions by coordinating with IP, Packaging, and Design Services teams.

What we're looking for

  • Bachelor’s in Electrical Engineering or related Physical Science with 15+ years of experience.
  • Master’s in Electrical Engineering or related Physical Science with 13+ years of industry experience.
  • PhD in Electrical Engineering or related Physical Science with 10+ years of industry experience.
  • Knowledge of CMOS fundamentals, Device Physics, Advanced Process technology, circuit design concepts, and scaling trends.
  • Broad understanding of systems and application requirements including product architecture, key IPs, packaging, and design services.
  • Experience with PPA analysis across libraries, memory compilers, Block-level PPA, and competitive benchmarking.
  • Experience in Automotive segments requirements including reliability and functional safety.
  • Experience in Logic Technology development and working with Foundries (preferred).
  • Experience on RF technologies and key figures of merit (preferred).

More like this

Similar roles

Principal Silicon Technology Engineer

Amd

San Jose, CA 84 days ago $232,000–$348,000
FPGA ASIC FinFET GAA EDA Tools PDK SoC Digital Design 3DIC CoWoS SoIC WAT Analysis Yield Analysis Tapeout Circuit Simulation Parasitic Extraction Physical Verification NPI Device Physics

Principal Silicon Systems Architect

Microsoft

Remote 91 days ago $165,600–$296,400
SoC Architecture Silicon Roadmap System Architecture Artificial Intelligence CPU GPU NPU Power Management Performance Analysis System Modeling Workload Characterization Firmware Engineering Electrical Engineering Interconnects
10+ yrs exp Remote

Staff RF Device Engineer, Foundry Interface

Qualcomm

San Diego, CA 1 day ago $145,600–$218,400
ASIC Design RF-CMOS SOI BiCMOS PDK DRC LVS LPE BSIM PSP-SOI S-parameters DOE Statistical Analysis SPC Process Integration Mixed-Signal RFSOI
4+ yrs exp

Senior Manager, ASIC Chip Engineering

Nvidia

Santa Clara, CA 82 days ago $232,000–$368,000
SoC VLSI RTL DFT Physical Design Emulation Silicon Bring-up Micro-architecture Low-power Design ISO26262 Data Analytics Automation Algorithm Development Verification
10+ yrs exp

Foundry Advanced Device Development Engineering Manager

Intel

Hillsboro, OR +3 35 days ago $224,970–$317,600
Device Physics Electrical Characterization Statistical Process Control Design of Experiments Python SQL C/C++ MATLAB JMP Perl TCL Machine Learning Deep Learning Retrieval-Augmented Generation RAG Data Mining Circuit Simulation PDK Dataflow Pipeline Architectures
10+ yrs exp Hybrid

Senior Manager, Silicon Speed Productization

Nvidia

Santa Clara, CA 28 days ago $232,000–$368,000
Silicon Characterization Post-Silicon Validation Static Timing Analysis Computer Architecture Digital Design Python SQL JMP AI Voltage-Frequency Margining data-analysis Automation Semiconductor Process Variation Clocking
10+ yrs exp Hybrid