Senior Formal Verification Engineer - LPU

Nvidia

Remote

Quick summary

Work type
Remote
Location
Remote
Salary
$196,000–$310,500 / yr
Posted
11 days ago

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $186k
This role $253k
$115k most similar roles pay here $331k

This role pays more than 95% of similar roles. Most pay $156,337–$216,618 — the shaded band above. At the midpoint, this role pays about $253k versus about $186k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 563 open roles on FindRole.

Listed pay typically runs $168,000–$264,500 across 556 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior Formal Verification Engineer - LPU

Apply Now Log in to save

As a Senior Formal Verification Engineer at NVIDIA, you will play a pivotal role in verifying sophisticated AI-related ASIC designs using formal verification methods. Your responsibilities include collaborating with architecture and RTL teams to specify properties, resolve design issues, and influence micro-architecture decisions. You will leverage advanced formal techniques to rigorously verify critical design properties, minimize specification ambiguities, and develop methodologies for complex ASICs, including automated flows for scalability. Additionally, you will mentor junior engineers on formal verification processes and support silicon bring-up using formal methods. The ideal candidate has 12+ years of experience in ASIC verification with a focus on formal techniques, mastery of SystemVerilog Assertions (SVA), proficiency in tools like JasperGold or VC Formal, scripting skills for flow automation, and expertise in GPU architecture.

Skills

SystemVerilog Tcl Python JasperGold VC Formal SystemVerilog Assertions (SVA) CI/CD GPU architecture LPU architecture Sequential Equivalence Checking Datapath Verification Formal Property Verification

What you'll do

  • Define and execute formal verification scope for AI-related ASIC designs.
  • Collaborate with design teams to specify properties and resolve deep issues.
  • Develop advanced formal verification methodologies and automated flows.
  • Mentor junior engineers on formal techniques and standard processes.
  • Ensure rigorous verification of critical design properties using formal methods.
  • Articulate formal verification coverage and results to project partners.

What we're looking for

  • 12+ years in ASIC verification with a focus on formal methods for at least 8 years.
  • Master SystemVerilog Assertions (SVA) and be proficient with industry-standard formal verification tools.
  • Develop and implement advanced formal verification methodologies and automated flows for complex designs.
  • Successfully complete full-cycle formal sign-off for sophisticated AI-related ASIC designs.
  • Demonstrate expertise in various formal applications including FPV, sequential equivalence checks, and datapath verification.
  • Possess a strong background in GPU or LPU architecture/design principles.

Related searches

More Senior Formal Verification Engineer jobs Remote Senior Formal Verification Engineer jobs All jobs at Nvidia

More like this

Similar roles

Senior Formal Verification Engineer - LPU

Nvidia

Remote (Us, Ca, Remote, US) 11 days ago $136,000–$218,500
SystemVerilog JasperGold VC Formal Python AI tools CI/CD SystemVerilog Assertions (SVA) GPU architecture LPU architecture Formal property verification Docker Git Linux
Remote
Save

Senior ASIC Verification Engineer

Nvidia

Santa Clara, CA 67 days ago $136,000–$218,500
SystemVerilog C++ UVM VCS Debussy GDB Python CI/CD Git Linux ASIC GPU Computer Architecture Digital Design Processor Pipeline Verification
Save

Senior ASIC Verification Engineer

Nvidia

Santa Clara, CA 36 days ago $136,000–$218,500
SystemVerilog UVM Object-Oriented Programming Constrained Random Sequences Scoreboard Functional Coverage Memory Consistency Models Arbitration Policies Interface Protocols On-Chip Interconnect Caches xbar/Interconnect Fabric AI Tools Verification Methodologies
Save

Senior ASIC Verification Engineer

Nvidia

Santa Clara, CA 24 days ago $168,000–$264,500
UVM C/C++ Python Perl TCL SVA AXI APB DMA Memory Controllers QSPI UART I2C ASIC verification SoC verification UVM testbenches Constrained random methodology Assertion-based design checks Code coverage Functional coverage Formal test plan documentation AI tools
Save