Senior Formal Verification Engineer - LPU

Nvidia

Remote

Quick summary

Work type
Remote
Location
Remote
Salary
$136,000–$218,500 / yr
Posted
11 days ago

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $187k
This role $177k
$125k most similar roles pay here $235k

This role pays more than 55% of similar roles. Most pay $156,337–$217,725 — the shaded band above. At the midpoint, this role pays about $177k versus about $187k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 563 open roles on FindRole.

Listed pay typically runs $168,000–$264,500 across 556 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior Formal Verification Engineer - LPU

As a Senior Formal Verification Engineer at NVIDIA, you will join a world-class team dedicated to advancing AI and computing technologies. Your primary responsibilities include verifying sophisticated ASIC builds related to AI using advanced formal verification methods, collaborating with architecture and RTL teams to specify properties and resolve complex issues, and developing automated flows for scalability and efficiency in formal verification environments. You will also support silicon bring-up and debug processes using formal methods. To excel in this role, you need a BS/MS/PhD or equivalent experience in CS/CE/EE, 5+ years of ASIC verification with a focus on formal verification, proficiency in SystemVerilog Assertions (SVA), and expertise with industry-standard formal verification tools like JasperGold or VC Formal. Additionally, strong AI tool application skills, excellent communication abilities, and a deep understanding of GPU architecture are essential for success in this challenging and rewarding position.

What you'll do

  • Verify AI-related sophisticated ASIC builds using advanced formal verification methods.
  • Specify properties and resolve complex issues with architecture and RTL teams.
  • Ensure critical build properties align with specifications to minimize ambiguities.
  • Develop advanced formal verification environments for complex ASIC designs.
  • Support silicon bring-up and debug using formal methods where applicable.
  • Articulate formal verification coverage to partners effectively.

What we're looking for

  • 5+ years of ASIC verification experience with a focus on formal verification methods.
  • Proficiency in SystemVerilog Assertions (SVA) and formal property verification techniques.
  • Experience using industry-standard formal verification tools like JasperGold or VC Formal.
  • Strong ability to apply AI tools effectively in daily engineering tasks.
  • Expertise in full-cycle formal sign-off for complex ASIC builds.
  • Deep understanding of GPU or LPU architecture design principles.

More like this

Similar roles

Senior Formal Verification Engineer - LPU

Nvidia

Remote (Us, Ca, Remote, US) 11 days ago $196,000$310,500
SystemVerilog Tcl Python JasperGold VC Formal SystemVerilog Assertions (SVA) CI/CD GPU architecture LPU architecture Sequential Equivalence Checking Datapath Verification Formal Property Verification
Remote

Senior SoC Verification Methodology Engineer

Nvidia

Santa Clara, CA 137 days ago $168,000$264,500
SystemVerilog UVM Python Perl RTL simulation Hardware emulation FPGA prototyping C-model verification Verification IP Reusable verification components EDA tools CI/CD

Senior ASIC Design Verification Engineer

Nvidia

Santa Clara, CA 17 days ago $136,000$218,500
Verilog SystemVerilog UVM SVA VCS Perl Tcl Makefiles Python LLMs Agentic AI frameworks VCS-XA Gate Level Simulation Formal Equivalence
Hybrid

Senior ASIC Verification Engineer

Nvidia

Santa Clara, CA 67 days ago $136,000$218,500
SystemVerilog C++ UVM VCS Debussy GDB Python CI/CD Git Linux ASIC GPU Computer Architecture Digital Design Processor Pipeline Verification