Senior ASIC Design Engineer - Hardware

Nvidia

Hybrid

Quick summary

Work type
Hybrid
Location
Austin, TX
Salary
$136,000–$218,500 / yr
Posted
17 days ago

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $190k
This role $177k
$125k most similar roles pay here $236k

This role pays less than 52% of similar roles. Most pay $162,775–$216,250 — the shaded band above. At the midpoint, this role pays about $177k versus about $190k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 563 open roles on FindRole.

Listed pay typically runs $168,000–$264,500 across 556 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior ASIC Design Engineer - Hardware

As an ASIC Design Engineer at NVIDIA’s System-On-Chip group, you will play a crucial role in defining and delivering system-level methodologies and RTL for performance measurement across multiple GPU and SOC projects. Your responsibilities include automating flows, designing microarchitecture features, running RTL checks, and collaborating with architects and software engineers to ensure high-quality designs. The ideal candidate has 3+ years of industry experience with strong skills in Perl/Python or similar scripting languages, along with expertise in Verilog, SystemVerilog, and SOC design automation tools such as dc_shell and VCS. A deep understanding of SOC architecture, including cross-clock domain issues and performance analysis, is essential, alongside excellent communication and collaboration abilities to work effectively within the team and across functions.

What you'll do

  • Define and develop system-level methodologies for measuring performance in GPUs and SOCs.
  • Automate flows and support projects using the performance monitoring system.
  • Implement RTL features and microarchitecture designs for IP delivery.
  • Run and debug RTL checks to ensure quality across various design aspects.
  • Collaborate with architects, designers, and software engineers on tasks.

What we're looking for

  • 3+ years of industry experience in ASIC or SOC design
  • Strong coding skills in Perl, Python, or other scripting languages
  • Proficiency in RTL design (Verilog) and verification (SystemVerilog)
  • Understanding of SOC architecture including CDC and multiple power domains
  • Experience with design automation tools and methodologies
  • Hands-on experience in system-level IP development (Clocks/DFT/Resets)
  • Excellent communication and collaboration skills for cross-functional teams

More like this

Similar roles

Senior ASIC Design Engineer - Hardware

Nvidia

Santa Clara, CA 148 days ago $136,000$218,500
Verilog RTL Python Perl C C++ PCI-Express CXL ASIC VLSI Digital systems Computer Architecture CMOS transistors and circuits DFT timing analysis floor-planning ECO bring-up & lab debug arbiters synchronization bus protocols interconnect networks caches

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 80 days ago $136,000$218,500
Verilog SystemVerilog Perl Python VCS Verdi GDB Random Stimulus Functional Coverage Assertion-Based Verification Logic Synthesis Timing Analysis Embedded Processors

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 88 days ago $168,000$264,500
Verilog RTL C C++ Python Perl VLSI Computer_Architecture Digital_Systems Logic_Synthesis Timing_Analysis
Hybrid

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 17 days ago $168,000$264,500
Verilog System-Verilog RTL ASIC Logic Design Computer Architecture Digital Systems Timing Analysis ECO Post Silicon Debug Arbiters Scheduling Synchronization Bus Protocols Interconnect Networks Switches Virtual Channels

ASIC Design Engineer

Nvidia

Santa Clara, CA 67 days ago $116,000$189,750
Verilog Perl Python C C++ Kubernetes Terraform CI/CD Docker PostgreSQL Git Jenkins Prometheus Grafana