Product Development Engineer

Nvidia

Confirmed live today Low trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Employment
Full-time
Posted
148 days ago
Freshness
Confirmed live today

Market check

Salary context

How this pay compares to similar roles

Similar $182k
$128k $234k
below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $150,150–$214,000.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1623 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1110 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Product Development Engineer

As a Product Development Engineer within the Operations Product Development Engineering GPU Team, you will help productize chips for consumer, professional, and datacenter markets. Your primary responsibilities include leading failure analysis of ATE-related escapes, identifying systematic discrepancies between ATE, SLT, and BLT results, and defining guard bands and test methodologies to reduce downstream fallout. You will partner with cross-functional teams to identify DFX and ATE coverage gaps while influencing chip-level hooks and observability features. You will also build AI and data-analytics-driven workflows to identify yield limiters and customer-quality risks. Required skills include a BS in electrical engineering, experience with Verigy 93K testers, and proficiency in Python, C, C++, and JMP for statistical modeling. You must possess strong communication, interpersonal, and data engineering skills.

What you'll do

  • Lead failure analysis of ATE-related escapes to determine root causes and drive corrective actions.
  • Identify systematic discrepancies between ATE, SLT, and BLT results to define guard bands and test methodologies.
  • Partner with cross-functional teams to identify DFX and ATE coverage gaps and influence chip-level hooks.
  • Drive cross-functional forums to track end-to-end manufacturing fallout with clear ownership and measurable reduction targets.
  • Build AI and data-analytics-driven workflows to identify yield limiters and early indicators of customer-quality risk.
  • Improve system and board level yields by enhancing ATE structural test coverage.

What we're looking for

  • BS degree in electrical engineering or equivalent experience.
  • 8+ years of work experience.
  • Experience with product verification and failure analysis on Verigy 93K tester.
  • Proficiency in Python, C, or C++ and statistical modeling using JMP software or other data analysis tools.
  • Solid communication, presentation, and interpersonal skills with a track record of collaboration.
  • Direct working experience on using AI platforms for data analytics (preferred).
  • Direct working experience on improving system and board level yields by enhancing ATE structural test coverage (preferred).
  • A 'got-getter, can get it done' attitude and independent ‘out-of-box’ thinking (preferred).

More like this

Similar roles

Senior Product Development Engineer

Nvidia

Santa Clara, CA 46 days ago
ATE DFT Digital Design Circuit Analysis JMP Python Perl ASIC Silicon Bring-up Characterization Device Physics SMT7 SMT8 Advantest 93K Statistical Data Analysis
5+ yrs exp

Product Development Engineer

Nvidia

Santa Clara, CA 97 days ago
Package Qualification Failure Analysis Wafer Sort GPU Verigy 93K SMT8 JMP DFx Product Verification RMA Closure DPPM Reduction
5+ yrs exp

Product Development Engineer

Nvidia

Santa Clara, CA 83 days ago
NPI Wafer Sorting Yield Analysis CAD JMP ATE Advantest V93000 AI Machine Learning GPU Software Development Failure Analysis PDE Methodology Manufacturing Processes
5+ yrs exp

Senior Product Development Engineer

Nvidia

Santa Clara, CA 127 days ago $136,000–$212,750
ATE SOC DFT Scan MBIST Mixed-Signal HTOL ESD LU HTS TC HAST Teradyne Advantest Failure Analysis Silicon Qualification Burn-in NPI MP
5+ yrs exp

Silicon Product Development Engineer

Nvidia

Santa Clara, CA 71 days ago
ATE Test Content ASIC Mixed Signal BIST SCAN DFT FinFET Chip-On-Wafer-On-Substrate HBM Memory Silicon Characterization Wafer Sort Failure Analysis DFT Coverage GPU Product Engineering
5+ yrs exp