Process Engineer - Die to Wafer Hybrid Bonding

Applied Materials

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$147,000–$202,500 / yr
Employment
Full-time
Posted
69 days ago
Freshness
Confirmed live today

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $198k
This role $175k
$137k most similar roles pay here $244k

This role pays less than 65% of similar roles. Most pay $162,750–$233,812 — the shaded band above. At the midpoint, this role pays about $175k versus about $198k for comparable roles.

Based on 240 similar postings.

Employer

About Applied Materials

Applied Materials is the world''s largest supplier of equipment, services, and software for the semiconductor and display industries, enabling the production of chips and advanced displays. Industry: Semiconductor Equipment

Applied Materials currently has 260 open roles on FindRole.

Listed pay typically runs $124,000–$171,000 across 192 roles with salary data.

Most-posted roles

View all roles at Applied Materials

At a glance

TL;DR · Process Engineer - Die to Wafer Hybrid Bonding

As a Process Engineer within the Photonics Platforms Business Group, you will join a cross-functional research team to develop cutting-edge 2.5D/3D advanced packaging technologies. You will drive die to wafer hybrid bonding R&D by focusing on process development, pathfinding, technology de-risking, and integration exploration. Your daily responsibilities include designing and executing DOE driven experiments, performing hardware characterization, troubleshooting engineering issues, and conducting failure analysis. You will manage surface preparation, plasma activation, high accuracy die placement, and post bond characterization while integrating bonding with dicing, thinning, and planarization modules. The role requires expertise in bond interface physics, alignment fundamentals, and the mechanical behavior of thin dies. You will utilize tools such as JMP for statistical analysis and process control to optimize manufacturing processes for display and semiconductor technologies.

What you'll do

  • Develop die to wafer hybrid bonding processes including surface preparation and plasma activation.
  • Perform high accuracy die placement and alignment during the manufacturing process.
  • Conduct post-bond characterization and evaluate overall process performance.
  • Integrate D2W bonding with adjacent modules like dicing, thinning, and planarization.
  • Design and execute DOE-driven experiments to identify process limits and sensitivities.
  • Perform failure analysis and characterize materials to drive continuous engineering improvements.
  • Collect and analyze data to troubleshoot complex hardware and manufacturing issues.
  • Generate technical documentation and engage with customers to resolve technical concerns.

What we're looking for

  • Ph.D. or M.S. in Materials Science, Electrical Engineering, Applied Physics, or a related STEM discipline.
  • In-depth knowledge and hands-on experience in die to wafer or wafer to wafer hybrid bonding.
  • Experience with thin die handling, alignment critical processes, or heterogeneous integration (preferred).
  • Experience with Micro-LED, CPO, or 2.5D/3D integration (preferred).
  • Direct process engineer experience on mainstream semiconductor equipment such as plasma, wet clean, and overlay/alignment.
  • Strong understanding of bond interface physics, alignment and overlay fundamentals, and mechanical behavior of thin dies.
  • Proficiency in statistical analysis and process control using tools like DOE, SPC, and JMP.
  • Strong communication skills and the ability to work both independently and collaboratively across multidisciplinary teams.

More like this

Similar roles

Process Engineer - Die to Wafer Hybrid Bonding

Applied Materials

Santa Clara, CA 48 days ago $124,000–$171,000
die‑to‑wafer (D2W) hybrid bonding Advanced Packaging Plasma Activation Surface Preparation Thin‑die handling Heterogeneous Integration Micro-LED CPO DOE SPC JMP Failure Analysis wafer‑to‑wafer bonding

Process Integration Engineer

Applied Materials

Santa Clara, CA 124 days ago $147,000–$202,500
Semiconductor Manufacturing Lithography Etch Thin Film Deposition Metallization CMP SPC Metrology Yield Analysis Cadence KLayout AutoCAD SolidWorks COMSOL ANSYS Photonic Devices Advanced Packaging

Process Engineer

Applied Materials

Santa Clara, CA +1 3 days ago $108,000–$148,500
Deposition Etch Epitaxy (EPI) PVD Thin Films Design of Experiments (DOE) JMP Minitab Statistical Process Control Root-Cause Analysis Data Analytics Semiconductor Manufacturing Process Characterization Chemical Engineering
2+ yrs exp

Process Engineer III, Optical Device Assembly

Applied Materials

Santa Clara, CA 101 days ago $124,000–$171,000
Python JMP Statistical Process Control (SPC) Laser Processing opto‑mechanical assembly Dispensing Die Bonding Optical Inspection Manufacturing Automation Metrology Data Analysis Process Engineering Photonic Modules Micro‑ and nano‑scale manufacturing
1+ yrs exp

Process Engineer

Apple Inc

San Francisco, CA 17 days ago $184,700–$324,800
Semiconductor Packaging Wafer Thinning Wafer Dicing Die Attach Wirebond Encapsulation Underfill SMT Singulation Wafer Level Packaging Wafer Bumping RDL TSV FMEA DOE Failure Analysis Simulation AI High-Volume Manufacturing
10+ yrs exp