Patterning Process Engineer

Applied Materials

Confirmed live today High trust

Quick summary

Work type: On-site
Location: —
Salary: $124,000–$171,000 / yr
Employment: Full-time
Posted: 37 days ago
Freshness: Confirmed live today

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $198k

This role $148k

$111k most similar roles pay here $244k

This role pays less than 82% of similar roles. Most pay $165,208–$231,300 — the shaded band above. At the midpoint, this role pays about $148k versus about $198k for comparable roles.

Based on 240 similar postings.

Employer

About Applied Materials

Applied Materials is the world''s largest supplier of equipment, services, and software for the semiconductor and display industries, enabling the production of chips and advanced displays. Industry: Semiconductor Equipment

Applied Materials currently has 260 open roles on FindRole.

Listed pay typically runs $124,000–$171,000 across 192 roles with salary data.

Most-posted roles

View all roles at Applied Materials

At a glance

TL;DR · Patterning Process Engineer

Role Posting Log in to save

As a Patterning Process Engineer, you will join a team focused on designing and optimizing manufacturing processes for display and semiconductor technologies. You will develop and optimize patterning test vehicle flows to support advanced technology development while establishing process windows, specifications, and material requirements. Your daily responsibilities include collecting and analyzing experimental data, performing hardware characterization, measuring film properties, and troubleshooting complex engineering issues through root cause analysis. You will work to improve key metrics such as critical dimension, line edge roughness, and depth of focus. The role requires expertise in advanced lithography and semiconductor process development. You will collaborate with cross-functional teams and external partners to resolve technical challenges and provide leadership in short-loop processes. Required skills include strong analytical judgment, data analysis, and the ability to communicate technical findings to internal and external customers.

Similar roles

Process Engineer

Applied Materials

Santa Clara, CA +1 3 days ago $108,000–$148,500

Deposition Etch Epitaxy (EPI) PVD Thin Films Design of Experiments (DOE) JMP Minitab Statistical Process Control Root-Cause Analysis Data Analytics Semiconductor Manufacturing Process Characterization Chemical Engineering

2+ yrs exp

Save

Process Engineer - Die to Wafer Hybrid Bonding

Applied Materials

Santa Clara, CA 69 days ago $147,000–$202,500

Hybrid Bonding Die to Wafer (D2W) Advanced Packaging Semiconductor Manufacturing Plasma Activation Surface Preparation DOE SPC JMP Failure Analysis Micro-LED CPO Heterogeneous Integration Overlay Alignment

Save

Process Engineer III

Applied Materials

Santa Clara, CA 130 days ago $124,000–$171,000

Hardware Characterization Root Cause Analysis Data Analysis Oscilloscopes Spectrum Analyzers DAQ Systems Thermal Analysis Semiconductor Manufacturing System Integration Technical Documentation

4+ yrs exp

Save

Process Integration Engineer

Applied Materials

Santa Clara, CA 124 days ago $147,000–$202,500

Semiconductor Manufacturing Lithography Etch Thin Film Deposition Metallization CMP SPC Metrology Yield Analysis Cadence KLayout AutoCAD SolidWorks COMSOL ANSYS Photonic Devices Advanced Packaging

Save

Photolithography Process Engineer

Broadcom

Fort Collins, CO 117 days ago $109,700–$175,500

Photolithography ASML i-line steppers PAS5500 TEL_ACT8 JMP Minitab Spotfire Excel Access Wafer-Level Packaging (WLP) through silicon vias (TSV Lean TPS Copy Exactly (CE!) High Precision Maintenance (HPM)

8+ yrs exp

Save

Process Engineer

Apple Inc

San Diego, CA 17 days ago $175,000–$308,500

Semiconductor Packaging Wafer Thinning Wafer Dicing Die Attach Wirebond Encapsulation Underfill SMT Singulation Wafer Level Packaging Wafer Bumping RDL TSV FMEA DOE Failure Analysis Simulation AI

10+ yrs exp

Save