Principal CPU Power Modeling Engineer

Qualcomm

Confirmed live today High trust

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$216,600–$325,000 / yr
Posted
40 days ago
Freshness
Confirmed live today
Closes
Mar 16, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $205k
This role $271k
$141k $345k
below market most similar roles pay here above market

This role pays more than 93% of similar roles. Most pay $177,250–$233,400 — the blue band above. At the midpoint, this role pays about $271k versus about $205k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 575 open roles on FindRole.

Listed pay typically runs $147,900–$221,900 across 550 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Principal CPU Power Modeling Engineer

The Principal CPU Power Modeling Engineer joins the CPU Engineering group to define and drive the strategy, methodology, and execution of CPU power modeling across Mobile, Compute, and XR/VR product segments. This role involves leading the development of benchmark-driven and workload-based power modeling frameworks to model real-world use cases. The engineer will collaborate with product and software teams to analyze power across various scenarios, provide optimization insights, generate power-performance trade-off curves, and lead pre- to post-silicon power correlation efforts. Required technical skills include deep expertise in CPU power modeling, microarchitecture, and workload characterization, alongside proficiency in Python, TCL, or Perl. The position focuses on solving complex power optimization problems and improving modeling infrastructure to influence architecture and design trade-offs across multiple hardware platforms.

What you'll do

  • Define and lead the CPU power modeling strategy across multiple business units.
  • Develop benchmark-driven and workload-based power modeling frameworks.
  • Analyze power consumption across real-world scenarios to provide optimization insights.
  • Generate power-performance trade-off curves to influence architecture and design.
  • Lead pre-silicon to post-silicon power correlation efforts.
  • Mentor engineers and improve the existing modeling infrastructure.

What we're looking for

  • Deep expertise in CPU power modeling and analysis.
  • Strong understanding of CPU microarchitecture and performance-power trade-offs.
  • Proven experience in benchmark analysis and workload characterization.
  • Proficiency in Python, TCL, or Perl.
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 8+ years of relevant engineering experience.
  • Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 7+ years of relevant engineering experience.
  • PhD in Electrical Engineering, Computer Engineering, Computer Science, or related field and 6+ years of relevant engineering experience.
  • Experience developing scalable workload-driven power modeling methodologies (preferred).

More like this

Similar roles

Principal CPU Physical Design Engineer

Qualcomm

San Diego, CA 35 days ago $216,600–$325,000
ASIC SoC Physical Design RTL-to-GDSII Synthesis Place & Route STA Signoff Timing Closure Power Optimization TCL Python Synopsys Cadence PPA EM/IR Power Integrity
10+ yrs exp

CPU Performance Modeling Engineer (RISC-V)

Qualcomm

Cupertino, CA +1 40 days ago $147,900–$221,900
CPU Architecture Micro-architecture C C++ Python Perl RTL Performance Modeling SIMD MMU Caches Branch Prediction OS Internals Compiler Technology Benchmarks
2+ yrs exp

CPU Performance Modeling Engineer

Qualcomm

Santa Clara, CA +1 25 days ago $175,600–$263,400
CPU Architecture C C++ Python Perl RTL SIMD micro-architecture Performance Modeling OS Internals Compiler Technology Post-silicon Verification Benchmarks
4+ yrs exp

CPU Physical Design Engineer

Qualcomm

San Diego, CA 34 days ago $129,500–$194,300
CPU) design Verilog RTL Synthesis Place and Route GDS Logic Design Power Analysis Tapeout Microarchitecture Physical Design
2+ yrs exp

Senior SoC Power Modeling Engineer

Amd

Austin, TX 126 days ago $178,400–$267,600
SoC Power Modeling DVFS x86 Voltage‑Frequency (VF) curves EDC TDC Power Estimation Python Electrical Modeling Thermal Constraints Silicon Correlation GPU Memory Fabric

CPU Physical Electrical Analysis Engineer

Qualcomm

Santa Clara, CA +1 34 days ago $209,300–$313,900
Redhawk Voltus TCL Perl Python PnR STA EMIR PDN Power Integrity Static/Dynamic IR Assessment ESD) evaluation Physical Design Flow
6+ yrs exp