Physical Design Methodology Staff Engineer

Amd

Confirmed live today High trust

Quick summary

Work type
On-site
Location
—
Salary
$144,800–$217,200 / yr
Posted
7 days ago
Freshness
Confirmed live today
Closes
Sep 25, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $209k
This role $181k
$131k most similar roles pay here $278k

This role pays less than 70% of similar roles. Most pay $177,087–$241,750 — the shaded band above. At the midpoint, this role pays about $181k versus about $209k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 474 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 474 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Physical Design Methodology Staff Engineer

The Physical Design Methodology Staff Engineer joins the high-performance core team as a technical backbone focused on the "how" of physical design rather than standard implementation. This role involves owning the optimization of the EDA tool-chain, developing and refining methodologies to ensure CPU cores meet aggressive PPA targets for GHz-class silicon. The engineer will build end-to-end physical implementation flows from synthesis through signoff, develop advanced scripting frameworks using Tcl, Python, and Perl, and manage complex SDC constraints in MMMC environments. Key responsibilities include EDA tool optimization, automated signoff loop integration, and data-driven analysis of design metrics. The role requires expertise in Synopsys Fusion Compiler, ICC2, Cadence Innovus, PrimeTime SI, RedHawk-SC, Voltus, and Calibre to solve complex timing, power, and congestion bottlenecks at 7nm, 5nm, and 3nm nodes.

More like this

Similar roles

Staff Physical Design Engineer

Qualcomm

Austin, TX 15 days ago $145,600–$218,400
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Validation Scripting SoC
4+ yrs exp

Staff Engineer, Physical Design

Samsung Electronics

Austin, TX 10 days ago $151,000–$226,600
Physical Design Synthesis Floorplanning Placement Routing Timing Closure STA DRC LVS Python TCL Shell Perl Synopsys Cadence ICC2 Fusion Compiler Innovus PrimeTime Tempus StarRC Calibre ICV
6+ yrs exp

Staff Physical Design Engineer

Qualcomm

San Diego, CA 15 days ago $159,600–$239,400
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation SoC
2+ yrs exp