Physical Design Engineer II, Silicon Engineering

SpaceX

Confirmed live 2 days ago Low trust

Quick summary

Work type
On-site
Location
Palo Alto, CA
Salary
$155,000–$210,000 / yr
Posted
133 days ago
Freshness
Confirmed live 2 days ago
Nearby
99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $190k
This role $182k
$141k most similar roles pay here $242k

This role pays less than 56% of similar roles. Most pay $155,750–$223,500 — the shaded band above. At the midpoint, this role pays about $182k versus about $190k for comparable roles.

Based on 240 similar postings.

Employer

About SpaceX

SpaceX designs, manufactures, and launches advanced rockets and spacecraft with the mission of enabling humans to become a multi-planetary species. It operates the Falcon 9, Falcon Heavy, and Starship launch vehicles, as well as the Starlink satellite internet constellation.

SpaceX currently has 680 open roles on FindRole.

Listed pay typically runs $130,000–$165,000 across 442 roles with salary data.

Most-posted roles

View all roles at SpaceX

At a glance

TL;DR · Physical Design Engineer II, Silicon Engineering

Role Posting Log in to save

The Physical Design Engineer II (Silicon Engineering) joins a cross-disciplinary team to develop next-generation ASICs for space and ground infrastructure. This role focuses on building the Starlink network by performing partition synthesis and physical implementation steps, including floorplanning, power/ground grid generation, place and route, and various signoff checks like static timing analysis, noise, electromigration, and voltage drop. The engineer will also develop automation scripts and collaborate with the ASIC design team to drive architectural feasibility studies and resolve congestion issues. Required skills include experience in RTL2GDSII physical design flow development, knowledge of deep sub-micron FinFET and CMOS solid state physics, and proficiency in scripting languages like Python, Perl, TCL, or Bash. The role addresses the technical challenge of creating reliable hardware for global connectivity in remote locations using advanced semiconductor technologies.

Skills

ASIC RTL2GDSII Physical Design STA EDA Tools Python TCL Perl Bash Makefile FinFET CMOS DFT Scan MBIST LBIST Floorplanning Place and Route Synthesis

What you'll do

  • Perform partition synthesis and physical implementation steps including floorplanning, power/ground grid generation, and place and route.
  • Execute signoff checks for timing, noise, physical verification, electromigration, voltage drop, and logic equivalency.
  • Develop and improve physical design methodologies and automation scripts for various implementation steps.
  • Conduct architectural feasibility studies with the ASIC design team to establish timing, power, and area targets.
  • Resolve complex design, timing, and congestion issues while identifying and driving technical solutions.
  • Debug and fix signoff closure issues in static timing analysis and other physical verification flows.

What we're looking for

  • Bachelor's degree in electrical engineering, computer engineering, or computer science.
  • 3+ years of professional experience in RTL2GDSII physical design and/or physical design flow development.
  • Experience with industry standard EDA tools and understanding of their capabilities and algorithms.
  • Knowledge of deep sub-micron FinFET and CMOS solid state physics.
  • Understanding of CMOS digital design principles, standard cell functionality, and power dissipation in deep submicron processes.
  • Familiarity with CMOS analog circuit and physical design.
  • Basic knowledge of DFT/Scan/MBIST/LBIST and their impact on physical design flows.
  • Proficiency in scripting languages such as csh, bash, Perl, Python, TCL, or Makefiles.

Related searches

More Physical Design Engineer II jobs Physical Design Engineer II jobs in Palo Alto All jobs at SpaceX

More like this

Similar roles

Physical Design Engineer II, Silicon Engineering

SpaceX

Irvine, CA 150 days ago $145,000–$195,000
ASIC RTL2GDSII Physical Design STA EDA Tools Python TCL Perl Bash Makefile FinFET CMOS DFT Scan MBIST LBIST Floorplanning Place and Route Synthesis
3+ yrs exp
Save

Physical Design Engineer II, Silicon Engineering

SpaceX

Austin, TX 133 days ago
ASIC Physical Design RTL2GDSII Static Timing Analysis STA EDA Tools Python TCL Perl Bash Makefile FinFET CMOS DFT Scan MBIST LBIST Floorplanning Place and Route Synthesis
3+ yrs exp
Save

Senior SOC/ASIC Physical Design Engineer

SpaceX

Irvine, CA 108 days ago $165,000–$260,000
ASIC SOC Physical Design RTL2GDSII Static Timing Analysis (STA) EDA Tools Python TCL Perl Bash Makefile DFT Scan MBIST LBIST FinFET CMOS Floorplanning Place and Route Synthesis
5+ yrs exp
Save

Senior SOC/ASIC Physical Design Engineer

SpaceX

Sunnyvale, CA 108 days ago $175,000–$280,000
ASIC Physical Design RTL2GDSII STA EDA Tools Python TCL Perl Bash Makefile DFT Scan MBIST LBIST FinFET CMOS Floorplanning Place and Route Synthesis Electromigration
5+ yrs exp
Save

Senior SOC/ASIC Physical Design Engineer

SpaceX

Austin, TX 108 days ago
ASIC SOC Physical Design RTL2GDSII Static Timing Analysis STA Floorplanning Place and Route DFT Scan MBIST LBIST FinFET CMOS Python TCL Perl Bash Makefile EDA Tools
5+ yrs exp
Save

Silicon Design Engineer

Amd

San Jose, CA 43 days ago $166,400–$249,600
ASIC SoC RTL-to-GDS Synthesis Floorplanning Clock Tree Synthesis Static Timing Analysis PrimeTime Design Compiler Innovus Fusion Compiler DRC LVS IR Drop Electromigration Python Tcl Shell Scripting FPGA FinFET
Save