PCIe Post-Silicon Validation Engineer

Nvidia

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$100,000–$166,750 / yr
Employment
Full-time
Posted
3 days ago
Freshness
Confirmed live today

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $183k
This role $133k
$86k $233k
below market most similar roles pay here above market

This role pays less than 86% of similar roles. Most pay $152,875–$214,000 — the blue band above. At the midpoint, this role pays about $133k versus about $183k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1814 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1204 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · PCIe Post-Silicon Validation Engineer

The PCIe Post-Silicon Validation Engineer - New College Grad 2027 will join the team to validate features on silicon for the industry’s leading processor used in deep learning, gaming, and dedicated computing. The role involves understanding design implementation, defining validation scopes, and developing post-silicon verification infrastructure including testplans, tests, and scripts to analyze data. You will use hands-on lab equipment like logic analyzers and oscilloscopes to validate design correctness while working multi-functionally with ASIC, software, and system teams. Required skills include a degree in EE, ECE, CS, or a related field, along with experience in bus protocols like PCI Express, SATA, or USB. Candidates should possess proficiency in Python and/or Perl, and familiarity with design and verification tools such as VCS, Debussy, and GDB.

What you'll do

  • Validate hardware features on silicon using hands-on lab equipment like logic analyzers.
  • Define the validation scope and develop post-silicon verification infrastructure.
  • Develop testplans, test cases, and scripts to analyze data.
  • Implement test and coverage plans to validate design correctness.
  • Debug hardware issues using tools like VCS, Debussy, and GDB.
  • Verify bus protocols such as PCI Express, SATA, and USB.
  • Analyze data and perform debugging to ensure high-performance processor functionality.

What we're looking for

  • Pursue or recently complete a BS or MS in EE, ECE, CS, or a related field, or equivalent experience.
  • Have exposure to design and verification tools such as VCS or equivalent simulation and debug tools like Debussy and GDB.
  • Have experience with bus protocols such as PCI Express, SATA, or USB, or interconnect verification.
  • Have proficiency in Python and/or Perl.
  • Possess strong debugging and analytical skills.
  • Familiarity with lab equipment, oscilloscopes, and logic analyzers is helpful (preferred).

More like this

Similar roles

ASIC Verification Engineer

Nvidia

Austin, TX +1 7 days ago $100,000–$166,750
SystemVerilog UVM VCS GDB C RISCV Assembly Assertion-based Verification Functional Coverage Random Stimulus SoC ASIC Verification Object Oriented Programming Debussy Embedded Microcontrollers

ASIC Verification Engineer

Nvidia

Santa Clara, CA 7 days ago $100,000–$166,750
SystemVerilog C++ UVM Verilog VHDL RTL ASIC Verification Computer Architecture SoC OOP Hardware Debug Logic Design HDL Simulation Functional Testing

Lead Post-Silicon Validation Engineer

Nvidia

Santa Clara, CA 7 days ago $200,000–$322,000
Post-Silicon Validation GPU Memory Systems DRAM HBM GDDR LPDDR System C C++ Firmware SOC Bringup Characterization Productization Tape out
10+ yrs exp

ASIC Verification Engineer

Nvidia

Austin, TX +1 23 days ago
SystemVerilog UVM VCS RISCV C GDB Assertion-Based Verification Functional Coverage Random Stimulus SoC ASIC Verification Debussy Object Oriented Programming Memory Coherence High Speed IO Protocols

ASIC Verification Engineer

Nvidia

Santa Clara, CA 122 days ago
System Verilog Verilog C++ Python Perl VCS Verdi Debussy GDB ASIC Verification RTL VLSI Digital Design Computer Architecture Emulation Prototyping PCIe Memory Protocols