Load Store Design Engineer

Amd

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Fishkill, NY
Salary
$121,680–$182,520 / yr
Posted
36 days ago
Freshness
Confirmed live yesterday
Closes
Sep 21, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $204k
This role $152k
$108k $254k
below market most similar roles pay here above market

This role pays less than 89% of similar roles. Most pay $168,425–$239,400 — the blue band above. At the midpoint, this role pays about $152k versus about $204k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 496 open roles on FindRole.

Listed pay typically runs $172,000–$258,000 across 496 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Load Store Design Engineer

The Load Store Design Engineer joins the Verification Engineering team to drive the delivery of high-quality, industry-leading technologies. This role focuses on developing and maintaining tests for functional and performance verification at the core level. Key responsibilities include building testbench components for next-generation IP, maintaining test libraries for IP level testing, and creating hardware emulation builds to verify functional performance. The engineer will also maintain and improve hardware emulation environments to enhance runtime performance and debug facilities while providing technical support to other teams. Candidates should possess experience in processor design and load store design, with familiarity in SystemVerilog and UVM. Preferred skills include backgrounds in Computing, Graphics, and programming with OpenGL, OpenCL, or D3D to solve complex processor architecture problems.

What you'll do

  • Develop and maintain tests for functional and performance verification at the core level.
  • Build testbench components to support next-generation IP.
  • Maintain and improve current test libraries to support IP level testing.
  • Create hardware emulation builds to verify IP functional performance.
  • Improve hardware emulation environments to increase runtime performance and debug facilities.
  • Provide technical support to other engineering teams.

What we're looking for

  • Bachelor's or Master's degree in computer engineering or Electrical Engineering.
  • Experience with processor design (preferred).
  • Experience with load store design (preferred).
  • Familiarity with SystemVerilog and modern verification libraries like UVM (preferred).
  • Experience or background in Computing/Graphics (preferred).
  • Experience with OpenGL/OpenCL/D3D programming (preferred).
  • Strong analytical and problem-solving skills.
  • Excellent communication skills and experience collaborating with engineers in different sites/timezones.

More like this

Similar roles

Design Verification Engineer

Apple Inc

Beaverton, OR 40 days ago
SystemVerilog UVM Digital Simulation Python Perl C/C++ Assembly Constrained Random Verification Functional Coverage Code Coverage Assertion Methodology Computer Architecture Digital Design Data Structures Algorithms PCI Express DisplayPort MIPI
10+ yrs exp

Lead Engineer, Stores & Supply Chain

Target

Brooklyn Park, MN 74 days ago
Java Kotlin Groovy Spring Boot Micronaut React JavaScript TypeScript JUnit Spock KotlinTest Kafka Docker Drone Vela InfluxDB Grafana Cassandra MongoDB RocksDB Elasticsearch CI/CD Distributed Systems
7+ yrs exp Hybrid

Lead Engineer, Stores & Supply Chain

Target

Brooklyn Park, MN 22 days ago $132,000–$238,000
Java Kotlin Groovy Spring Boot Micronaut React JavaScript TypeScript JUnit Spock KotlinTest Kafka Docker Drone Vela InfluxDB Grafana Cassandra MongoDB RocksDB Elasticsearch ELK Stack CI/CD Distributed Systems Machine Learning
7+ yrs exp Hybrid

Staff Engineer, Storage Product Planning

Samsung Semiconductor

San Jose, CA 49 days ago $152,000–$236,000
NVMe NVMe-oF OCP SNIA SSD NAND Flash PCIe FDP SAS SATA SCSI FTL Enterprise Storage Data Orchestration Firmware Architecture
10+ yrs exp

Design Engineer

Ramp

New York City, NY 111 days ago $172,000–$440,000
React TypeScript JavaScript HTML CSS Figma Cursor Claude LLM Design Systems Core Web Vitals Accessibility Headless CMS Design Tokens
Hybrid

Design Engineer

Broadcom

Fort Collins, CO 54 days ago
ASIC Design VLSI CMOS Physical Design Floorplanning Placement Clock Tree Synthesis Routing Timing Closure DRC LVS IR/EM Checks RTL to GDSII UNIX Linux TCL Python Perl Cadence Innovus Synopsys ICC2 PrimeTime