Emulation Engineer, Technical Leader

Cisco

Confirmed live yesterday High trust

Quick summary

Work type: On-site
Location: San Jose, CA
Salary: $186,900–$267,700 / yr
Employment: Full-time
Posted: 31 days ago
Freshness: Confirmed live yesterday
Closes: Dec 1, 2026
Nearby: 99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $206k

This role $227k

$152k $280k

below market most similar roles pay here above market

This role pays more than 69% of similar roles. Most pay $176,600–$235,750 — the blue band above. At the midpoint, this role pays about $227k versus about $206k for comparable roles.

Based on 240 similar postings.

Employer

About Cisco

Cisco Systems is the world''s leading networking technology company, designing and manufacturing networking hardware, telecommunications equipment, and cybersecurity solutions for businesses and governments. Industry: Networking Technology & Cybersecurity

Cisco currently has 288 open roles on FindRole.

Listed pay typically runs $167,700–$245,200 across 225 roles with salary data.

Most-posted roles

View all roles at Cisco

At a glance

TL;DR · Emulation Engineer, Technical Leader

Role Posting Log in to save

The Emulation Engineer, Technical Leader joins the Common Hardware Group to support the switching solution team. This role focuses on driving the integration of Nexus systems and ACI with software such as OpenStack, Docker, and Open vSwitch to facilitate multi-tenant clouds. You will develop innovative emulation environments and infrastructure to evaluate the performance and functionality of multi-terabit systems. Daily responsibilities include developing infrastructure using C/C++ and TCL, assisting with test plan design, and debugging during the pre-silicon emulation process. You will also generate complex traffic and performance scenarios to identify post-silicon issues. Required skills include experience with Palladium Z3, Veloce, RTL development, gdb, and waveform debuggers. Preferred competencies include Python, Perl, UVM, System Verilog, and knowledge of PCIe, I2C, and Ethernet protocols.

Skills

C/C++ TCL Python System Verilog UVM OpenStack Docker Open vSwitch RTL gdb PCIe I2C Ethernet Palladium Z3 Veloce

What you'll do

Develop innovative emulation environments to evaluate the performance and functionality of multi-terabit systems.
Build emulation infrastructure using C/C++ and TCL.
Assist with test plan design, test implementation, and debugging during the pre-silicon emulation process.
Develop tests to generate complex traffic and performance scenarios to identify potential post-silicon issues.
Work with leading emulation vendors to resolve technical issues.
Drive the integration of Nexus systems and ACI with software like OpenStack, Docker, and Open vSwitch.

What we're looking for

Bachelor’s or Master’s degree in EE (Electrical & Electronics) or CE (Computer Engineering).
8+ years of relevant experience.
Prior emulation experience on platforms such as Palladium Z3 and Veloce.
Experience with compilation, debug, performance testing, and RTL development for Emulation prototypes.
Experience with C/C++ and TCL infrastructure development.
Experience with system debug tools like gdb and waveform debuggers.
Experience with scripting programs such as Python or Perl (preferred).
Experience with UVM, System Verilog, post-silicon functional validation, or protocols like PCIe and Ethernet (preferred).

Similar roles

Emulation Engineer

Apple Inc

Cupertino, CA 45 days ago $150,400–$277,600

SystemVerilog Verilog C++ C UVM VHDL Python Perl TCL Makefile Palladium Veloce Zebu PCIe USB Power Estimation DPI Transactors

3+ yrs exp

Save

Emulation Technical Leader

Cisco

San Jose, CA 40 days ago

ASIC DFT Palladium Veloce Zebu Verilog System Verilog C C++ Tcl Python Perl UVM JTAG MBIST Scan Architecture Boundary Scan Post Silicon Validation ATPG

10+ yrs exp Hybrid

Save

Emulation Engineer

Broadcom

San Jose, CA 40 days ago

Verilog SystemVerilog Python C/C++ Tcl Emulation Zebu Palladium Pre-silicon Verification ASIC Ethernet PCIe IXIA Spirent Coverage-driven Verification DPI Scripting

Save

Emulation Verification Engineer

Apple Inc

San Francisco, CA 78 days ago $129,300–$225,300

SystemVerilog Verilog UVM Palladium Veloce Zebu Python Perl TCL C++ FPGA Xilinx Altera UPF RTL Mixed Signal Models Design Verification Silicon Validation

Save

Emulation Verification Engineer

Apple Inc

San Diego, CA 78 days ago $175,000–$308,500

SystemVerilog Verilog UVM Palladium Veloce Zebu Python Perl TCL C/C++ DPI FPGA Xilinx Altera UPF Regression Management RTL to Emulation Mixed Signal Models

10+ yrs exp

Save

Emulation Verification Engineer

Apple Inc

Sunnyvale, CA 45 days ago $184,700–$324,800

SystemVerilog Verilog UVM Palladium Veloce Zebu Python Perl TCL C/C++ DPI FPGA Xilinx Altera RTL Design Verification SystemVerilog Assertions UVM Acceleration

10+ yrs exp

Save