Hardware Design Validation Engineer, Memory Subsystem

Nvidia

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
—
Salary
$108,000–$184,000 / yr
Employment
Full-time
Posted
94 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $195k
This role $146k
$93k most similar roles pay here $250k

This role pays less than 91% of similar roles. Most pay $167,191–$223,000 — the shaded band above. At the midpoint, this role pays about $146k versus about $195k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1371 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1096 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Hardware Design Validation Engineer, Memory Subsystem

As a Hardware Design Validation Engineer - Memory Subsystem on the System Product Team, you will manage the transition of GPU memory subsystems from first silicon power-on to production. Your daily responsibilities include planning and performing DDR memory tuning, validation, and feature enablement while reviewing silicon design specifications, component datasheets, board schematics, and layouts. You will debug and resolve controller, memory, board, or software/firmware level issues by applying your knowledge of digital, analog, and computer design to refine bringup and validation strategies. The role requires expertise in high-speed signal integrity, oscilloscopes, schematic capture, and board design. You must possess a strong understanding of electrical engineering fundamentals and proficiency in programming languages such as C, C++, Java, Python, or Perl. This position focuses on solving complex hardware challenges within the memory subsystem domain for high-performance computing products.

More like this

Similar roles

Design Verification Engineer, Memory Subsystem

Qualcomm

Santa Clara, CA 17 days ago $159,600–$239,400
SystemVerilog UVM Verilog SystemVerilog Assertions ASIC SoC Formal Verification UPF AXI APB AHB DFI JEDEC DDR LPDDR HBM Constrained-Random Verification Coverage-Driven Verification Simulation Waveform Analysis
4+ yrs exp

Hardware System Validation Engineer

Apple Inc

San Jose, CA 136 days ago $129,300–$225,300
Python Lua Shell Scripting C++ SoC Computer Architecture AI USB PCIe DDR Oscilloscopes Automated Testing Data Mining Logic Design
3+ yrs exp