Director, Design Verification

Samsung Semiconductor

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
San Jose, CA
Salary
$219,000–$351,000 / yr
Posted
121 days ago
Freshness
Confirmed live yesterday
Nearby
99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $219k
This role $285k
$149k most similar roles pay here $373k

This role pays more than 85% of similar roles. Most pay $177,287–$260,562 — the shaded band above. At the midpoint, this role pays about $285k versus about $219k for comparable roles.

Based on 240 similar postings.

Employer

About Samsung Semiconductor

Samsung Semiconductor is the global semiconductor business unit of Samsung Electronics, designing and manufacturing memory chips, logic semiconductors, and foundry solutions for a broad range of applications.

Samsung Semiconductor currently has 49 open roles on FindRole.

Listed pay typically runs $163,000–$253,000 across 49 roles with salary data.

Most-posted roles

View all roles at Samsung Semiconductor

At a glance

TL;DR · Director, Design Verification

Role Posting Log in to save

As Director, Design Verification, you will join the SOC team within the DRAM Development Lab to drive the end-to-end verification of SoCs and ensure first-pass silicon success. You will lead a high-performing team of engineers to define and implement SoC verification strategies, manage resources across multiple concurrent projects, and oversee verification signoffs. Your daily work involves collaborating with Architecture, Design, Firmware, and Validation partners to align on requirements while providing critical support for post-silicon bring up and debug. The role requires expert-level proficiency in UVM, C++, and SystemVerilog, along with deep knowledge of verification flows and tools. You will solve complex technical challenges related to memory and storage capabilities, specifically focusing on silicon solutions like Custom HBM base dies and AI accelerators to support machine learning applications and data analytics.

Skills

UVM SystemVerilog C++ ASIC Verification SoC Verification Tape-out Machine Learning Data Analytics Edge Computing HBM NAND Flash Verification Flow

What you'll do

  • Manage the end-to-end verification of SoCs to ensure first-pass silicon success.
  • Define and implement SoC verification strategies and methodologies.
  • Lead a team of engineers through successful verification signoffs.
  • Plan and manage resources across multiple concurrent projects.
  • Define and enhance development milestones and flows for SoC projects.
  • Align with Architecture, Design, Firmware, and Validation teams on requirements and targets.
  • Provide technical support for post-silicon bring up and debugging.

What we're looking for

  • BE in Computer/Electrical Engineering or Computer Science is required, with an MS preferred.
  • 15+ years of working experience in ASIC verification is preferred.
  • Several years of proven leadership in verification team management are required.
  • Experience in multiple successful tape-outs is required.
  • Expert level knowledge and experience in UVM, C++, and SystemVerilog are required.
  • Expert level knowledge in verification flows and tools is required.
  • Ability to manage complex project schedules, resource allocations, and risk mitigations is required.
  • Excellent verbal and written communication skills are required.

Related searches

More Design Verification Director jobs Design Verification Director jobs in San Jose All jobs at Samsung Semiconductor

More like this

Similar roles

Design Verification Engineer

Amd

Santa Clara, CA 44 days ago $136,000–$204,000
System Verilog UVM Verilog RTL C C++ Python Perl TCL DDR Memory Controller PHY Simulation Tools Code Coverage
Hybrid
Save

Design Verification Engineer

Apple Inc

San Diego, CA 149 days ago $175,000–$308,500
UVM System Verilog Python C++ System C SVA coverage driven verification LLM RTL Simulation 3GPP AXI AHB NoC Bus Fabric Perl Prompt Engineering
10+ yrs exp
Save

Design Verification Engineer

Apple Inc

San Diego, CA 149 days ago $122,700–$214,300
UVM System Verilog Python C++ C SVA coverage driven verification LLM Prompt Engineering RTL Simulation 4G/5G 3GPP AXI AHB NoC Bus Fabric Automation
Save

SOC Verification and Methodology Engineer

Qualcomm

San Diego, CA 73 days ago $164,000–$246,000
SystemVerilog UVM ASIC Design SoC Architecture ARM AMBA Python Perl Pre-silicon Emulation UCIe CXL DSP DDR Tapeout
6+ yrs exp
Save

Design Verification Engineer, Memory Subsystem

Qualcomm

Santa Clara, CA 25 days ago $153,200–$229,800
SystemVerilog UVM Verilog SystemVerilog Assertions ASIC SoC Formal Verification UPF AXI APB AHB DFI JEDEC DDR LPDDR HBM Constrained-Random Verification Coverage-Driven Verification Simulation Waveform Analysis
4+ yrs exp
Save

Principal Design Verification Engineer

Microsoft

21 days ago $142,800–$274,800
UVM SystemVerilog C++ Python Ruby Perl Verilog VHDL Agile Makefiles FPGA Emulation Assertion Functional Coverage Co-Pilot Scripting
8+ yrs exp
Save