Director, Design Verification

Samsung Semiconductor

Confirmed live today High trust

Quick summary

Work type: On-site
Location: San Jose, CA
Salary: $219,000–$351,000 / yr
Posted: 167 days ago
Freshness: Confirmed live today
Nearby: 99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $214k

This role $285k

$133k $374k

below market most similar roles pay here above market

This role pays more than 92% of similar roles. Most pay $177,250–$250,000 — the blue band above. At the midpoint, this role pays about $285k versus about $214k for comparable roles.

Based on 240 similar postings.

Employer

About Samsung Semiconductor

Samsung Semiconductor is the global semiconductor business unit of Samsung Electronics, designing and manufacturing memory chips, logic semiconductors, and foundry solutions for a broad range of applications.

Samsung Semiconductor currently has 36 open roles on FindRole.

Listed pay typically runs $163,000–$253,000 across 36 roles with salary data.

Most-posted roles

View all roles at Samsung Semiconductor

At a glance

TL;DR · Director, Design Verification

Role Posting Log in to save

The Director, Design Verification joins the SOC team within the DRAM Development Lab to support the creation of new computing system architectures for machine learning, data analytics, and edge computing. In this leadership role, you will manage a team of engineers to ensure first-pass silicon success through end-to-end verification of SoCs. Key responsibilities include defining verification strategies and methodologies, managing resources across concurrent projects, and providing post-silicon bring-up and debug support. You will collaborate with Architecture, Design, and Firmware counterparts to align on requirements for products like Custom HBM base dies and AI accelerators. The ideal candidate possesses expert-level knowledge in UVM, C++, and SystemVerilog, along with experience in verification flows, tools, and multiple successful tape-outs within the ASIC verification domain.

Skills

UVM SystemVerilog C++ ASIC Verification SoC Verification Tape-out Machine Learning Data Analytics Edge Computing HBM NAND Flash DRAM

What you'll do

Define and implement the SoC verification strategy and methodology.
Manage a team of engineers to ensure first-pass silicon success.
Lead the team to achieve successful verification signoffs.
Plan and manage resources across multiple concurrent projects.
Define and enhance development milestones and flows for SoC projects.
Align with Architecture, Design, and FW counterparts on verification requirements.
Provide technical support for post-silicon bring up and debug.

What we're looking for

BE in Computer/Electrical Engineering or Computer Science (MS preferred).
15+ years of working experience in ASIC verification (preferred).
Several years of proven leadership in verification team management.
Experience in multiple successful tape-outs.
Expert level knowledge and experience in UVM, C++, and SystemVerilog.
Expert level knowledge in verification flows and tools.
Demonstrated ability to manage complex project schedules, resource allocations, and risk mitigations.
Excellent verbal and written communication skills.

Similar roles

Design Verification Engineer

Amd

Santa Clara, CA 89 days ago $136,000–$204,000

System Verilog Verilog UVM C C++ Python Perl TCL ASIC Design Verification RTL Firmware DDR Memory Controller PHY Verification Functional Verification Code Coverage Simulation Tools

Save

Design Verification Engineer

Apple Inc

San Diego, CA 40 days ago $142,300–$263,300

SystemVerilog UVM Python Perl C++ Assembly Constrained Random Verification Functional Coverage Code Coverage Assertion Methodology Digital Simulation Computer Architecture Data Structures Algorithms PCI Express DisplayPort MIPI VP9 AV1

3+ yrs exp

Save

SOC Verification and Methodology Engineer

Qualcomm

San Diego, CA 40 days ago $174,400–$261,600

ASIC Design Verification SystemVerilog UVM SOC Architecture CPU Architecture ARM AMBA Bus DDR GPU Python Perl UCIe CXL Pre-silicon Emulation Coverage-based Verification Tapeout

6+ yrs exp

Save

Design Verification Engineer, Memory Subsystem

Qualcomm

Santa Clara, CA 40 days ago $159,600–$239,400

SystemVerilog UVM Verilog SystemVerilog Assertions ASIC SoC Formal Verification Constrained-Random Verification Coverage-Driven Verification LPDDR DDR HBM JEDEC UPF AXI APB AHB DFI RTL Simulation

4+ yrs exp

Save

Design Verification Technical Leader

Cisco

Carlsbad, CA +1 5 days ago $192,400–$275,800

System Verilog UVM ASIC Design Verification Python Perl TCL Shell Scripts Verilog Formal Verification Veloce HAPS Ethernet UCIE UAL SPI I2C SerDes D2D PHY ODSP

8+ yrs exp Hybrid

Save

Senior Staff Design Verification Engineer

Amd

San Jose, CA 53 days ago $200,000–$300,000

Verilog SystemVerilog UVM DFT RTL Design Python Tcl Perl Shell Static Timing Analysis ASIC SoC FPGA Synopsys Cadence PCIe SerDes HBM Synthesis Place-and-Route

Save