CPU SRAM Design Engineer

Qualcomm

Quick summary

Work type: On-site
Location: Austin, TX
Salary: $179,000–$268,400 / yr
Posted: 2 days ago
Closes: Nov 29, 2026
Nearby: 99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $194k

This role $224k

$139k most similar roles pay here $282k

This role pays more than 77% of similar roles. Most pay $164,600–$223,700 — the shaded band above. At the midpoint, this role pays about $224k versus about $194k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 615 open roles on FindRole.

Listed pay typically runs $148,300–$222,500 across 556 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · CPU SRAM Design Engineer

Apply Now Log in to save

Join Qualcomm’s high-performance CPU team as a Senior SRAM Design Engineer where you will own custom SRAM and RF designs from schematic capture to analysis and model generation. This role involves developing digital circuits for high-speed and low-power SRAMs, including layout planning, functional verification, simulation, and timing characterization. You will work with industry-standard tools like NanoTime, Ansys EMIR analysis, ESP-CV, and Liberate power analysis, requiring strong knowledge of semiconductor device fundamentals and variation-aware simulation in advanced technology nodes. This position demands expertise in SRAM and Register File techniques, high-performance design features, and memory logical models, contributing to the team’s efforts in modeling, DFT, and flow development to address PPA challenges at scale.

Skills

SRAM Register_File High_Performance_Design Low_Power_Design Semiconductor_Device_Fundamentals Variation_Aware_Simulation Custom_Memory_Layout NanoTime Ansys_EMIR_Analysis ESP_CV Liberate_Power_Analysis Verilog BIST DFT Memory_Analysis_Flow_Development

What you'll do

Design custom digital circuits for high-speed and low-power SRAM.
Capture schematics and plan layouts for memory designs.
Conduct functional verification and simulation of memory circuits.
Characterize timing and perform margin verification on designs.
Generate deliverable collateral models through comprehensive analysis.

What we're looking for

Bachelor’s or Master’s degree in Electrical Engineering with extensive industry experience (10+ years).
Expertise in SRAM and register file design techniques.
Proficiency in high-performance and low-power design features.
Experience with variation-aware simulation in advanced technology nodes.
Strong knowledge of semiconductor device fundamentals and physical implementation impact.
Competence in custom memory layout designs and analysis flows.
Proficiency with industry-standard tools for circuit simulation, timing, power, and electrical characterization.

Similar roles

CPU SRAM Design Engineer

Qualcomm

Austin, TX 2 days ago $122,500–$183,700

SRAM Register_File Circuit_Simulation Monte_Carlo_Analysis Static_Timing_Analysis NanoTime Ansys_EMIR_analysis ESP-CV Liberate_power_analysis Verilog BIST DFT Custom_Memory_Layout Physical_Implementation_Impact Timing_Characterization

Save

CPU Synthesis CAD Engineer

Qualcomm

Santa Clara, CA 27 days ago $198,700–$298,100

Tcl Python Cadence_Genus Synopsys_Fusion_Compiler LEC UPF 5nm_technology_nodes logic_synthesis physical_synthesis EDA_vendors high_performance_chips automation front_end_tasks synthesis_flows computer_architecture micro_architecture circuit_design physical_design

Save

Next-Gen, High-Speed HBM, LPDDR Memory Subsystem ASIC Digital Design Engineer

Qualcomm

San Diego, CA 27 days ago $140,000–$210,000

RTL Verilog SystemVerilog VHDL ASIC LPDDR HBM NoC CPU x86 ARM Cache Controller Memory Subsystem Digital Design Synthesis Timing Closure Physical Design Gate Level Simulation Power Analysis RTL Design Verification

Save

CPU Physical Design Engineer (San Diego)

Qualcomm

San Diego, CA 14 days ago $122,500–$183,700

Verilog RTL Synthesis Place_and_Route Timing_Analysis Power_Analysis GDS CPU_Microarchitecture Library_Cells High_Performance_Implementation Low_Power_Implementation Tapeout_Flows

Save

Principal Engineer - Low Power Chip Architect / System Engineer

Qualcomm

San Diego, CA 2 days ago $192,000–$288,000

Cadence Virtuoso AMS sims Verilog Spectre HSPICE PDKs LVS DRC PEX Python I2C I3C SPI MIPI IC packaging board-level validation deep submicron CMOS technologies sensor systems sensor fusion edge AI applications firmware development digital design flows

Save

VLSI Design Engineer for Server / Data Center Products

Qualcomm

San Diego, CA 27 days ago $140,000–$210,000

Verilog SystemVerilog VHDL Python Perl TCL Linux Cadence Synopsys ASIC FPGA RTL Design PCIe DDR CXL MIPI USB SMPTE2110 AMBA4 AXI AI Machine Learning High Performance Compute

Save