CPU Synthesis CAD Engineer

Qualcomm

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Santa Clara, CAAustin, TXSan Diego, CA
Salary
$209,300–$313,900 / yr
Posted
40 days ago
Freshness
Confirmed live yesterday
Closes
Mar 16, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $205k
This role $262k
$131k $334k
below market most similar roles pay here above market

This role pays more than 94% of similar roles. Most pay $162,000–$248,781 — the blue band above. At the midpoint, this role pays about $262k versus about $205k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 575 open roles on FindRole.

Listed pay typically runs $147,900–$221,900 across 550 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · CPU Synthesis CAD Engineer

The CPU Synthesis CAD Engineer joins the CPU Engineering group to build and support high-performance synthesis and implementation tools and flows. This role focuses on ensuring custom CPUs achieve industry-leading power, performance, and area. Key responsibilities include developing and releasing new features in the synthesis CAD flow, architecting methodology improvements, and debugging project-specific issues. The engineer will collaborate with worldwide physical design teams and EDA vendors to define roadmaps. Required technical skills include proficiency in Tcl and Python, automation experience, and knowledge of logic and physical synthesis, LEC, UPF, and front-end signoff. Candidates must have experience with advanced technology nodes like 5nm or lower and tools such as Cadence Genus or Synopsys Fusion Compiler to solve complex computer architecture and logic design problems.

What you'll do

  • Develop, integrate, and release new features in the high-performance synthesis CAD flow.
  • Architect and recommend methodology improvements to optimize power, performance, and area.
  • Maintain, support, and debug synthesis and implementation flows to resolve project-specific issues.
  • Provide synthesis methodology guidance to worldwide CPU physical design teams.
  • Work with EDA vendors to define roadmaps and resolve synthesis tool issues.
  • Identify and solve complex problems to ensure design completeness, power, and performance.
  • Write and review detailed technical documentation for highly complex CPU designs.

What we're looking for

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 6+ years of relevant engineering experience.
  • Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 5+ years of relevant engineering experience.
  • PhD in Electrical Engineering, Computer Engineering, Computer Science, or related field and 4+ years of relevant engineering experience.
  • 8+ years of hands-on experience in synthesis and place-and-route of high-performance chips (preferred).
  • High level of proficiency in Tcl as well as Python (preferred).
  • Experience with automation (preferred).
  • Experience with front-end tasks including logic and physical synthesis, LEC, UPF, and front-end signoff (preferred).
  • Experience with advanced technology nodes (5nm or lower) (preferred).

More like this

Similar roles

CPU Integration CAD Engineer

Qualcomm

Santa Clara, CA +1 40 days ago $175,600–$263,400
Python Tcl Innovus Calibre Physical Design Floorplanning DRC LVS place-and-route Timing Sign-off Data Structures Algorithms Automation Power Planning Pin Placement
4+ yrs exp

CPU STA CAD Engineer

Qualcomm

Santa Clara, CA +2 25 days ago $209,300–$313,900
Static Timing Analysis (STA) Python Tcl CI/CD ECO Synthesis PnR Test Driven Development AI
6+ yrs exp

CPU Physical Design CAD Engineer (Senior Staff)

Qualcomm

Santa Clara, CA +2 21 days ago $209,300–$313,900
Tcl Python Cadence Innovus Place-and-Route Physical Design Timing Analysis Physical Verification Digital Design Automation PPA 5nm Hardware Engineering
6+ yrs exp

CPU Integration & 3DIC CAD Engineer

Qualcomm

Santa Clara, CA 40 days ago $175,600–$263,400
Python Tcl Innovus Primetime Star-RC 3DIC Power Integrity Floor Planning Data Structures CAD Hardware Engineering
4+ yrs exp

CPU Physical Design Engineer

Qualcomm

Austin, TX 40 days ago $216,600–$325,000
CPU Design micro-architecture Logic Design Physical Design Verilog VHDL C C++ Python Perl Formal Verification Silicon Validation Synthesis Design Verification Computer Architecture Waveform Debugging
8+ yrs exp

Principal CPU Physical Design Engineer

Qualcomm

San Diego, CA 35 days ago $216,600–$325,000
ASIC SoC Physical Design RTL-to-GDSII Synthesis Place & Route STA Signoff Timing Closure Power Optimization TCL Python Synopsys Cadence PPA EM/IR Power Integrity
10+ yrs exp