CPU Synthesis CAD Engineer

Qualcomm

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Santa Clara, CAAustin, TXSan Diego, CA
Salary
$198,700–$298,100 / yr
Posted
43 days ago
Freshness
Confirmed live yesterday
Closes
Jan 26, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $199k
This role $248k
$135k most similar roles pay here $316k

This role pays more than 88% of similar roles. Most pay $175,000–$223,175 — the shaded band above. At the midpoint, this role pays about $248k versus about $199k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 623 open roles on FindRole.

Listed pay typically runs $148,300–$222,500 across 603 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · CPU Synthesis CAD Engineer

As a CPU Synthesis CAD Engineer within the CPU Engineering group, you will build and support high-performance synthesis and implementation tools to ensure custom CPUs achieve industry-leading power, performance, and area. Your daily responsibilities include developing, integrating, and releasing new features in the synthesis CAD flow, architecting methodology improvements, and debugging project-specific issues while collaborating with global physical design teams and EDA vendors. You will work on advanced technology nodes at 5nm or lower to solve complex problems regarding design completeness and power efficiency. The role requires proficiency in Tcl and Python, experience with automation, and familiarity with front-end tasks like logic synthesis, LEC, UPF, and front-end signoff. You will utilize industry tools such as Cadence Genus or Synopsys Fusion Compiler to manage and regress synthesis flows for complex CPU designs.

What you'll do

  • Develop, integrate, and release new features in the high-performance synthesis CAD flow.
  • Architect and recommend methodology improvements to optimize power, performance, and area.
  • Maintain, support, and debug synthesis and implementation flows while resolving project-specific issues.
  • Provide synthesis methodology guidance to worldwide CPU physical design teams.
  • Collaborate with EDA vendors to define roadmaps and resolve tool-specific issues.
  • Solve complex problems to ensure design completeness, power efficiency, and performance.
  • Write and review detailed technical documentation for complex CPU designs.

What we're looking for

  • Bachelor's degree with 6+ years of experience, Master's with 5+ years, or PhD with 4+ years in a relevant engineering field.
  • 8+ years of hands-on experience in synthesis and place-and-route of high-performance chips.
  • High level of proficiency in Tcl and Python.
  • Experience with automation and managing/regressing synthesis flows.
  • Experience with front-end tasks including logic and physical synthesis, LEC, UPF, and front-end signoff.
  • Experience with advanced technology nodes at 5nm or lower.
  • Proficiency with synthesis tools such as Cadence Genus or Synopsys Fusion Compiler.
  • Advanced knowledge of computer architecture, micro-architecture, logic design, circuits, and physical design.

More like this

Similar roles

Senior Staff CPU Physical Design CAD Engineer

Qualcomm

Santa Clara, CA +2 43 days ago $198,700$298,100
Physical Design Cadence Innovus Tcl Python Place-and-Route Timing Analysis Physical Verification Digital Design Automation Micro-architecture Logic Design
6+ yrs exp

CPU Integration CAD Engineer

Qualcomm

Santa Clara, CA +1 43 days ago $167,100$250,700
Python Tcl Innovus Calibre Floorplanning Power Planning Pin Placement DRC LVS place-and-route Timing Sign-off Automation Physical Design
4+ yrs exp

CPU STA CAD Engineer

Qualcomm

Santa Clara, CA +1 11 days ago $198,700$298,100
Static Timing Analysis Python Tcl CI/CD Synthesis PnR PPA Optimization Test Driven Development Scripting
6+ yrs exp

CPU Physical Design Engineer

Qualcomm

San Diego, CA 86 days ago $122,500$183,700
Verilog RTL Design Physical Design Synthesis Place and Route CPU Microarchitecture Logic Design Power Analysis Tapeout Flow
2+ yrs exp

Principal CPU Physical Design Engineer

Qualcomm

San Diego, CA 93 days ago $211,900$317,900
ASIC SoC Physical Design RTL-to-GDSII Synthesis Place & Route STA Timing Closure Power Optimization TCL Python Synopsys Cadence PPA EM/IR Advanced Nodes
10+ yrs exp

Physical Design Engineer, DSP Team

Qualcomm

Austin, TX 156 days ago $164,000$246,000
ASIC Physical Design Synthesis P&R Timing Analysis Fusion Compiler Synopsys FC ICC2 Cadence Genus Innovus Scripting Logic Optimization Clock Tree Synthesis Power Optimization Physical Design Convergence
10+ yrs exp