Principal Engineer - Low Power Chip Architect / System Engineer

Qualcomm

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$192,000–$288,000 / yr
Posted
2 days ago
Closes
Nov 29, 2026

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $196k
This role $240k
$138k most similar roles pay here $304k

This role pays more than 83% of similar roles. Most pay $168,500–$224,100 — the shaded band above. At the midpoint, this role pays about $240k versus about $196k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 615 open roles on FindRole.

Listed pay typically runs $148,300–$222,500 across 556 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Principal Engineer - Low Power Chip Architect / System Engineer

Qualcomm Technologies is hiring a senior-level Low Power Chip Architect/ System Engineer to lead the development of ultra-low-power integrated circuits for Robotics and Industrial IoT applications in San Diego. This role involves defining system architecture, driving transistor-level design, and enabling integration across analog, digital, firmware, and system domains. The candidate will collaborate with cross-functional teams from concept definition through silicon bring-up, focusing on power, performance, noise, latency, and silicon area trade-offs. Key responsibilities include leading feasibility studies for mixed-signal building blocks like ADCs, DACs, PLLs/DLLs, LDOs, and SerDes, developing behavioral models using MATLAB/Simulink, and supporting post-silicon bring-up activities. The ideal candidate has a Ph.D. or M.S. in Electrical Engineering with extensive experience in low-power analog and mixed-signal IC design, proficiency in Cadence Virtuoso, AMS simulations, and digital design flows, and expertise in Python scripting and deep submicron CMOS technologies.

What you'll do

  • Define and support end-to-end system architecture across multiple domains.
  • Drive architectural trade-offs to optimize power, performance, noise, latency, and silicon area.
  • Lead feasibility studies and transistor-level design of mixed-signal building blocks.
  • Architect ultra-low-power AFEs optimized for battery-operated IIoT and Robotics sensor ASICs.
  • Develop behavioral and system-level models using MATLAB/Simulink to evaluate circuit performance.

What we're looking for

  • Deep expertise in mixed-signal IC and system-level design.
  • Proven track record of chip-level technical leadership.
  • Strong hands-on experience with low-power analog and mixed-signal (AMS) IC design.
  • Extensive industry experience as a Chip Lead, System Architect, or Technical Lead.
  • Proficiency in Cadence Virtuoso, AMS simulations, Verilog, and related tools.
  • Ability to drive full-chip execution from concept through silicon bring-up.

More like this

Similar roles

Hardware Applications Engineer

Qualcomm

Santa Clara, CA 30 days ago $143,400$215,000
SoC CPUs GPUs NPUs DSPs Power_architecture PDN_analysis SI/PI_fundamentals USB PCIe CSI DSI PCB_design Python Shell_scripting Linux RTOS Git JIRA Confluence

CPU Software Architecture Sr. Staff Engineer

Qualcomm

San Diego, CA 112 days ago $162,600$244,000
C C++ ARM RISC-V RTOS J-TAG ICE SPI I2C PCIe CAN Ethernet USB UFS GIC PLIC Linux_kernel Firmware_development Driver_development Multi-core_CPUs Memory_consistency Messaging_systems Virtualization Security Super_Scalar_Architectures

Design Engineer (Low Power)

Qualcomm

Santa Clara, CA 101 days ago $176,300$264,500
ARM SoC Design Low Power Micro-Architecture Power Intent/Implementation Power Optimization Power Estimation Silicon Debug AMBA AHB AMBA APB AXI PCIe USB RTL Implementation Verification Synthesis Timing Closure Emulation Post-Silicon Bring-Up ARM IPs

Principal SoC Architect - Hardware

Nvidia

Westford, MA 91 days ago $272,000$431,250
SystemC C++ PCIe Camera Interfaces Virtualization Power Management Security Memory Controller Boot CPU/GPU coherency Platform integration ISO26262 Automotive safety Clocks Resets Interconnects Multimedia accelerator pipelines Patenting Architecture modeling Performance analysis Post-Silicon production support Silicon debug Customer documentation

Senior Hardware SoC Architect

Nvidia

Santa Clara, CA 80 days ago $152,000$241,500
SystemC Python C++ Perl ASIC Verification Physical Design DFT Security VLSI CI/CD ISO26262 PLLs DLLs Signal Integrity Power Management Automotive Safety