CPU Microarchitect/RTL Engineer, Execution, Load/Store

Apple Inc

Confirmed live today Low trust

Quick summary

Work type
On-site
Location
Beaverton, OR
Posted
40 days ago
Freshness
Confirmed live today

Market check

Salary context

How this pay compares to similar roles

Similar $220k
$152k $291k
below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $184,900–$254,750.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3497 open roles on FindRole.

Listed pay typically runs $174,149–$277,600 across 2702 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · CPU Microarchitect/RTL Engineer, Execution, Load/Store

The CPU Microarchitect/RTL Engineer - Execution, Load/Store joins the Silicon Engineering Group to drive architecture and RTL development for performant cores. This role involves owning micro-architecture development and specification, ranging from high-level exploration to detailed specifications. The engineer will develop, assess, and refine RTL designs to meet specific power, performance, area, and timing goals. Key responsibilities include supporting verification through test bench development, formal methods, and simulation, as well as performing performance exploration and correlation. Required skills include microprocessor architecture knowledge, logic design principles, Verilog or VHDL, and experience with simulators and waveform debugging. Preferred expertise includes out-of-order execution, instruction scheduling, load/store execution, and cache subsystems. Candidates should also possess C, C++, Perl, or Python programming skills to solve complex CPU integer and floating-point execution problems.

What you'll do

  • Develop and specify micro-architecture from high-level exploration to detailed technical specifications.
  • Own the development, assessment, and refinement of RTL design to meet power, performance, area, and timing goals.
  • Support the verification team in developing test benches, formal methods, and simulation/emulation for functional verification.
  • Explore high-performance strategies and correlate RTL design performance against targeted metrics.
  • Implement and verify physical design aspects including timing, area, reliability, testability, and power.
  • Drive architecture and RTL development for CPU integer, floating-point, and load/store execution units.

What we're looking for

  • Minimum BS degree and 10+ years of relevant industry experience.
  • Experience with microprocessor architecture.
  • Experience with logic design principles with timing and power implications.
  • Experience in Verilog or VHDL.
  • Experience with simulators and waveform debugging processes.
  • Expertise in out-of-order execution, instruction scheduling, integer/floating-point execution, load/store execution, or cache and memory subsystems (preferred).
  • Understanding of low power microarchitecture techniques (preferred).
  • Understanding of high-performance techniques and trade-offs in a CPU microarchitecture (preferred).

More like this

Similar roles

CPU Microarchitect/RTL Engineer, Execution, Load/Store

Apple Inc

Beaverton, OR 40 days ago
RTL Design Microarchitecture Verilog VHDL C C++ Python Perl Formal Methods Simulation Emulation Out-of-Order Execution Instruction Scheduling Load/Store Execution Logic Design Waveform Debugging
10+ yrs exp

CPU Microarchitect/RTL Engineer, Execution, Load/Store

Apple Inc

Santa Clara, CA 40 days ago $150,400–$277,600
RTL Design Microarchitecture Verilog VHDL C C++ Python Perl Logic Design Formal Methods Simulation Emulation Waveform Debugging Out-of-Order Execution Instruction Scheduling Load/Store Execution
3+ yrs exp

CPU Microarchitect/RTL Engineer, Execution, Load/Store

Apple Inc

Santa Clara, CA 40 days ago $184,700–$324,800
RTL Design Microarchitecture Verilog VHDL C C++ Python Perl Logic Design Formal Methods Simulation Emulation Out-of-Order Execution Instruction Scheduling Waveform Debugging
10+ yrs exp

CPU Microarchitect/RTL Engineer, Execution, Load/Store

Apple Inc

Santa Clara, CA 40 days ago $184,700–$324,800
RTL Design Microarchitecture Verilog VHDL C C++ Python Perl Logic Design Formal Methods Simulation Emulation Waveform Debugging Out-of-Order Execution Instruction Scheduling Load/Store Execution
10+ yrs exp

CPU Microarchitect/RTL Engineer, Execution, Load/Store

Apple Inc

Waltham, MA 40 days ago $165,800–$292,400
RTL Design Microarchitecture Verilog VHDL C C++ Python Perl Logic Design Formal Methods Simulation Emulation Waveform Debugging Out-of-Order Execution Instruction Scheduling Load/Store Execution
10+ yrs exp

CPU Microarchitect/RTL Engineer, Execution, Load/Store

Apple Inc

Santa Clara, CA 40 days ago $150,400–$277,600
RTL Design Microarchitecture Verilog VHDL C C++ Python Perl Logic Design Formal Methods Simulation Emulation Out-of-Order Execution Instruction Scheduling Load/Store Execution
3+ yrs exp