Careers

Qualcomm

Quick summary

Work type
On-site
Location
San Diego, CA
Posted
4 days ago
Closes
Nov 29, 2026

Market check

Salary context

How this pay compares to similar roles

Similar $191k
$132k most similar roles pay here $229k

This listing doesn't post a salary. Most similar roles pay $165,200–$216,250.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 270 open roles on FindRole.

Listed pay typically runs $154,000–$231,000 across 196 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Careers

Apply Now Log in to save

The ASIC Design Engineer role at Qualcomm Technologies, Inc.'s Memory Controller Design Team involves working on the next generation high-speed DDR Controllers, focusing on the front-end interface with CPUs, DSPs, and multimedia processors. The candidate will be responsible for enabling high-speed (1GHz+) designs in QCT products by developing design specifications and micro-architectures, implementing RTL code, and collaborating closely with verification engineers to ensure high-quality deliverables. Key tasks include synthesis, timing closure, physical design support, gate-level simulations, power analysis, and C/C++ modeling of memory controller IP. The ideal candidate has experience with DDR controller architectures, x86 or ARM CPU/bus architectures, and a background in ASIC design methodologies to enhance productivity and quality results.

Skills

C C++ RTL Verilog VHDL Synthesis Timing_Closure Physical_Design Gate_Level_Simulation Power_Analysis DDR_Controller_Architecture x86_Architecture ARM_Architecture

What you'll do

  • Develop architecture and micro-architecture for high-speed DDR controllers.
  • Implement RTL code and collaborate with verification engineers on design quality.
  • Debug designs and provide support during integration into the chip system.
  • Perform synthesis, timing closure, physical design support, and gate-level simulations.
  • Contribute to C/C++ modeling of memory controller IP.
  • Enhance design methodology to improve productivity and quality results.

What we're looking for

  • Experience in designing high-speed DDR controller architectures.
  • Proficiency in x86 or ARM CPU/bus architectures.
  • Expertise in RTL implementation and verification for memory controllers.
  • Knowledge of synthesis, timing closure, and physical design support.
  • Skills in C/C++ modeling and debugging memory controller IP.
  • Ability to contribute to the improvement of design methodologies.

Related searches

More Careers jobs Careers jobs in San Diego All jobs at Qualcomm

More like this

Similar roles

Hardware Board Design Engineer

Qualcomm

Santa Clara, CA 30 days ago $180,500–$270,700
OrCAD Cadence Allegro PCIe DDR Ethernet SerDes SIPI PDN EMI Python TCL Perl Oscilloscopes Logic analyzers Protocol analyzers High-speed design High-power design MULTILAYER PCBs Cross-functional collaboration Technical documentation
Save

Staff Engineer, Memory Systems Architecture

Samsung Semiconductor

San Jose, CA 2 days ago $163,000–$253,000
Linux ECC DRAM HBM Memory Controllers Platform RAS CPU Memory Mapping Fault Management Data Center Fleet Management OCP Standards Virtual Root-Cause Analysis In-Field Telemetry AI/ML Hardware Deployments Whitepapers Conferences
Save

Senior Memory Controller Verification Engineer

Nvidia

Santa Clara, CA 17 days ago $136,000–$218,500
SystemVerilog UVM C++ Python Perl Shell scripting VCS Debussy GDB ASIC verification dynamic memory controllers ddr2 ddr3 ddr4 ddr5 lpddr2 lpddr3 lpddr4 lpddr5 lpddr6 HBM GDDR
Hybrid
Save

Senior Memory Controller Verification Engineer

Nvidia

Santa Clara, CA 16 days ago $136,000–$218,500
SystemVerilog UVM C++ Python Perl Shell scripting VCS Debussy GDB ASIC verification dynamic memory controllers ddr2 ddr3 ddr4 ddr5 lpddr2 lpddr3 lpddr4 lpddr5 lpddr6
Hybrid
Save

Staff Engineer, SRAM Circuit Design

Samsung Semiconductor

San Jose, CA 2 days ago $163,000–$253,000
HSPICE Python Perl TCL Spectre Cadence Virtuoso FinFET GAA SOI DRC LVS Design for Manufacturability Silicon Debug Voltage Scaling Power Gating Advanced Technology Nodes SRAM Compiler Development
Save

Senior Memory System Engineer

Nvidia

Santa Clara, CA 53 days ago $184,000–$287,500
Python C C++ DDR LPDDR HBM ECC SI PI Cache Memory controller PHY DRAM Firmware Debugging Validation Collaboration Industry standards
Hybrid
Save