Staff Engineer, SRAM Circuit Design

Samsung Semiconductor

Quick summary

Work type: On-site
Location: San Jose, CA
Salary: $163,000–$253,000 / yr
Posted: today

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $190k

This role $208k

$142k most similar roles pay here $265k

This role pays more than 69% of similar roles. Most pay $164,600–$216,250 — the shaded band above. At the midpoint, this role pays about $208k versus about $190k for comparable roles.

Based on 240 similar postings.

Employer

About Samsung Semiconductor

Samsung Semiconductor is the global semiconductor business unit of Samsung Electronics, designing and manufacturing memory chips, logic semiconductors, and foundry solutions for a broad range of applications.

Samsung Semiconductor currently has 54 open roles on FindRole.

Listed pay typically runs $163,000–$253,000 across 54 roles with salary data.

Most-posted roles

View all roles at Samsung Semiconductor

At a glance

TL;DR · Staff Engineer, SRAM Circuit Design

Apply Now Log in to save

The Staff Engineer, SRAM Circuit Design role involves leading the development of high-performance, low-power memory circuits for advanced semiconductor products at 2nm, 3nm, and 5nm process nodes. This position requires designing and optimizing SRAM memory arrays, including bit cells, sense amplifiers, decoders, and control circuits, while ensuring optimal PPA efficiency. The candidate will develop custom layouts, perform physical design verifications using tools like HSPICE and Cadence Spectre, and collaborate with product and test engineers to support silicon bring-up. Additionally, they will mentor junior engineers, contribute to patents and technical papers, and enhance SRAM design methodologies through automation scripts. Essential skills include expertise in semiconductor devices physics, circuit simulation, and scripting languages such as Python or Perl for design tasks.

Skills

HSPICE Python Perl TCL Spectre Cadence Virtuoso FinFET GAA SOI DRC LVS Design for Manufacturability Silicon Debug Voltage Scaling Power Gating Advanced Technology Nodes SRAM Compiler Development

What you'll do

Design and develop SRAM memory arrays for advanced process nodes.
Optimize SRAM designs to balance performance, power consumption, and area.
Develop custom layouts and perform physical design verifications.
Evaluate trade-offs between speed, power, and area to meet design targets.
Mentor junior engineers on SRAM design techniques and best practices.

What we're looking for

10+ years of industry experience in SRAM or memory circuit design.
Expertise in designing high-performance, low-power SRAM circuits for advanced process nodes (e.g., 5nm).
Proficiency in semiconductor devices physics and process technology like FinFET, GAA, SOI.
Strong skills in SRAM architecture including bitcells, sense amplifiers, write drivers, and read/write control paths.
Experience with circuit simulation tools such as HSPICE, Spectre, and Cadence Virtuoso for validation.
Knowledge of scripting languages (Python, Perl, TCL) for automation of design tasks.
Background in silicon debug and root-cause analysis for SRAM designs.

Similar roles

Staff Engineer, SRAM Layout

Samsung Semiconductor

San Jose, CA today $163,000–$253,000

Candence_Virtuoso Perl Tcl SKILL DRC LVS ERC RC_Extraction Parasitic_Analysis Signal_Integrity_Verification EDA_Tools Custom_IC_Design Physical_Verification_Pods Project_Management Cross_Functional_Collaboration

Save

Senior SRAM Circuit Design Engineer

Nvidia

Santa Clara, CA 49 days ago $168,000–$264,500

Perl Python Verilog VHDL SPICE Tcl Make RTL Simulation tools Waveform debugging tools ASIC design flow Custom circuit design SRAM design Transistor-level circuit design Power analysis Timing characterization Circuit verification Scripting languages Automation methods

Hybrid

Save

CPU SRAM Design Engineer

Qualcomm

Austin, TX 2 days ago $179,000–$268,400

SRAM Register_File High_Performance_Design Low_Power_Design Semiconductor_Device_Fundamentals Variation_Aware_Simulation Custom_Memory_Layout NanoTime Ansys_EMIR_Analysis ESP_CV Liberate_Power_Analysis Verilog BIST DFT Memory_Analysis_Flow_Development

Save

CPU SRAM Design Engineer

Qualcomm

Austin, TX 2 days ago $122,500–$183,700

SRAM Register_File Circuit_Simulation Monte_Carlo_Analysis Static_Timing_Analysis NanoTime Ansys_EMIR_analysis ESP-CV Liberate_power_analysis Verilog BIST DFT Custom_Memory_Layout Physical_Implementation_Impact Timing_Characterization

Save

Senior Engineer, DRAM Applications

Samsung Semiconductor

San Jose, CA today $138,000–$206,000

Unix Linux Python Shell DRAM Signal Integrity Power Integrity PCIe Test Automation Data Analysis Server Architecture Networking Kubernetes CI/CD PostgreSQL

Save

Hardware Engineer

Cisco

Remote (Usa-Milpitas) 30 days ago $135,800–$193,400

Cadence_Concept Allegro SoC CPU_architectures FPGA Oscilloscopes Logic_Analyzers Spectrum_Analyzers Networking_products Cross-functional_teams

Remote

Save