Careers

Qualcomm

Quick summary

Work type: On-site
Location: San Diego, CA
Posted: 40 days ago
Closes: Oct 24, 2026
Nearby: 99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $191k

$133k most similar roles pay here $229k

This listing doesn't post a salary. Most similar roles pay $165,150–$216,250.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 270 open roles on FindRole.

Listed pay typically runs $154,000–$231,000 across 196 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Careers

Apply Now Log in to save

Join Qualcomm Technologies as a Senior Digital Power IP Verification Engineer on their cutting-edge team responsible for the entire verification lifecycle of digital power IPs from concept to post-silicon support. This role involves comprehensive pre-silicon test planning, developing advanced SystemVerilog-UVM testbenches, coverage and assertion models, formal verification properties, and deploying UPF verification flows. You will also develop automation scripts in Perl or Python to enhance verification efficiency. Ideal candidates have a Master’s degree in Computer Science, Electrical Engineering, or related fields with extensive experience in ASIC design and verification methodologies like UVM/OVM, digital RTL languages such as SystemVerilog, and formal verification techniques. Experience with AMBA bus protocols is beneficial but not required.

Skills

SystemVerilog UVM SystemVerilog-UVM Perl Python C++ C VHDL Formal Verification Assertion Based Formal Verification AMBA Bus Protocol AXI AHB APB

What you'll do

Develop comprehensive pre-silicon test plans for digital power IP.
Create and maintain advanced verification methodologies using SystemVerilog-UVM.
Design coverage models and assertion-based formal verification properties.
Implement power-aware UPF verification flows and methodologies.
Automate verification processes to enhance efficiency and accuracy.

What we're looking for

2+ years of ASIC design and verification tools experience
Bachelor's degree in Engineering, Science, or related field
Experience with SystemVerilog-UVM for testbench development
Skills in coverage, assertion model, and formal verification development
Proficiency in scripting/automation using Perl or Python
Knowledge of digital design concepts and RTL languages like Verilog/SystemVerilog

Similar roles

Careers

Qualcomm

San Diego, CA 17 days ago

SystemVerilog UVM SystemVerilog-UVM C++ C Perl Python VHDL Verilog AMBA_Bus_Protocol Formal_Verification Assertion_Based_Formal_Verification

Save

Careers

Qualcomm

Santa Clara, CA 86 days ago

Python Perl AMBA AHB APB AXI PCIe USB CoreSight AI/ML DFT FPGA CDC Clocking_architecture NoC

Save

Careers

Qualcomm

San Diego, CA 29 days ago

Verilog SystemVerilog VHDL Python Perl RTL SoC ASIC Clock_design Power_related_features Design_verification Simulation Scripting_languages Automation_tools

Save

ASIC Verification Engineer

Snap Inc.

Santa Monica, CA 2 days ago

UVM SystemVerilog constraint-random verification coverage-driven sign-off Artificial Intelligence tools NPUs image/video processing pipelines custom silicon architectures Synopsys front-end suites MIPI RTL VHDL CI/CD Git

Hybrid

Save

ASIC Verification Engineer

Nvidia

Santa Clara, CA 37 days ago $116,000–$189,750

C++ SystemVerilog UVM VCS Debussy GDB Python CI/CD ASIC SoC GPU Verification methodology Random stimulus Functional coverage Assertion-based verification

Hybrid

Save

ASIC Verification Engineer

Nvidia

Austin, TX 17 days ago $116,000–$189,750

SystemVerilog UVM Perl Python dc_shell VCS Debussy GDB CI/CD ASIC RTL Object-Oriented Programming

Hybrid

Save