ASIC FPGA Design Engineer V

Lockheed Martin

Quick summary

Work type: On-site
Location: North Andover, MA
Salary: $145,200–$255,990 / yr
Posted: 3 days ago
Nearby: 99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $187k

This role $201k

$130k most similar roles pay here $270k

This role pays more than 63% of similar roles. Most pay $158,850–$214,362 — the shaded band above. At the midpoint, this role pays about $201k versus about $187k for comparable roles.

Based on 240 similar postings.

Employer

About Lockheed Martin

Lockheed Martin is a global aerospace, defense, and security company that designs, develops, and manufactures advanced technology systems, products, and services for government and commercial customers worldwide.

Lockheed Martin currently has 611 open roles on FindRole.

Listed pay typically runs $101,000–$178,135 across 304 roles with salary data.

Most-posted roles

View all roles at Lockheed Martin

At a glance

TL;DR · ASIC FPGA Design Engineer V

Role Posting Log in to save

As an ASIC & FPGA Design Engineer at Lockheed Martin Space’s Silicon Solutions team in Cambridge, MA, you will contribute to the development of cutting-edge avionics products in a high-performance computing environment. Your day-to-day responsibilities include capturing initial requirements, designing and simulating both ASICs and FPGAs, supporting technical reviews with stakeholders, and collaborating closely with an independent verification team. Ideal candidates possess 8+ years of professional FPGA development experience, proficiency in HDL programming languages like VHDL, Verilog, or SystemVerilog, and a strong background in Linux-based development environments. Additionally, familiarity with space-grade FPGAs and ASICs from vendors such as AMD/Xilinx and Microchip is highly desirable, along with knowledge of tools like JIRA for project management. This role demands an independently minded engineer capable of thriving in a dynamic team environment focused on delivering sophisticated microchip solutions for the aerospace industry.

Skills

VHDL Verilog SystemVerilog Linux AMD_Xilinx_Vivado Microchip_Libero MS_Project JIRA Earned_Value_Management_System CI/CD

What you'll do

Develop ASIC and FPGA designs through the entire lifecycle in a Linux-based environment.
Capture initial requirements, perform architecture design, and conduct simulations for avionics products.
Interface with independent verification teams to ensure accurate design testing and validation.
Present technical reviews and findings to both internal stakeholders and external partners.
Troubleshoot and integrate lab activities for FPGA/ASIC designs in a dynamic team environment.

What we're looking for

8+ years of professional FPGA development experience
Proficiency in HDL programming with VHDL, Verilog, and/or SystemVerilog
Experience with ASIC/FPGA lifecycle including design, simulation, verification, validation, integration & test
Familiarity with space-grade/qualified FPGAs and ASICs and toolsets like AMD/Xilinx Vivado or Microchip Libero
Willingness to obtain and maintain a DoD Secret clearance
Comfortable working in a Linux-based high-performance computing environment

Similar roles

ASIC/FPGA Design Engineer IV

Lockheed Martin

Littleton, CO 3 days ago $123,500–$217,695

VHDL Verilog SystemVerilog Linux FPGAs Digital ASICs Mixed-signal ASICs Atlassian JIRA Microsoft Project Earned Value Management System CI/CD

Save

ASIC & FPGA Design Engineer Senior

Lockheed Martin

Orlando, FL 3 days ago

VHDL Verilog SystemVerilog Xilinx Vivado AMD Vitis UltraScale design methodology Synopsys VCS AXI Ethernet TCP/IP PCIe Serial protocols High-speed oscilloscopes Spectrum analyzers Signal generators Synopsys EDA tools Simulink HDL Coder C/C++ DSP

Hybrid

Save

ASIC/FPGA Verification Engineer III

Lockheed Martin

Sunnyvale, CA +3 3 days ago $101,000–$178,135

UVM VHDL Verilog SystemVerilog Linux Python Git JIRA MS Project EVMS AMD Vivado Microchip Libero

Save

ASIC & FPGA Design Engineer Sr

Lockheed Martin

Orlando, FL 3 days ago

VHDL Verilog SystemVerilog Xilinx Vivado AMD Vitis Synopsys VCS AXI Ethernet TCP/IP PCIe GitLab UVM Simulink C C++ MATLAB Python Synplify ChipScope

Hybrid

Save

FPGA Design Engineer Lead

Lockheed Martin

Orlando, FL 3 days ago

VHDL Verilog SystemVerilog UVM GitLab Xilinx Vivado AMD Vivado Synopsys VCS Git C C++ MATLAB Simulink Synplify NCSim ChipScope Simulink HDL Coder CI/CD

Hybrid

Save

ASIC/FPGA Engineer V

Lockheed Martin

Sunnyvale, CA +3 3 days ago $145,200–$255,990

ASIC FPGA Agile Waterfall Microsoft Project JIRA Earned Value Management System CI/CD Military Space Civil Space Commercial Space Missiles Satellite Surveillance Deep Space Exploration Manned Flight Missions Atlassian JIRA EVMS

Save