ASIC & FPGA Design Engineer Sr

Lockheed Martin

Hybrid

Quick summary

Work type
Hybrid
Location
Orlando, FL
Posted
3 days ago

Market check

Salary context

How this pay compares to similar roles

Similar $188k
$135k most similar roles pay here $230k

This listing doesn't post a salary. Most similar roles pay $160,000–$216,250.

Based on 240 similar postings.

Employer

About Lockheed Martin

Lockheed Martin is a global aerospace, defense, and security company that designs, develops, and manufactures advanced technology systems, products, and services for government and commercial customers worldwide.

Lockheed Martin currently has 611 open roles on FindRole.

Listed pay typically runs $101,000–$178,135 across 304 roles with salary data.

Most-posted roles

View all roles at Lockheed Martin

At a glance

TL;DR · ASIC & FPGA Design Engineer Sr

As a Senior ASIC & FPGA Design Engineer for the Command Launch Assembly (CLA) FPGA team within Missiles & Fire Control at Lockheed Martin, you will lead the design and development of critical FPGA hardware for the Next Generation Short Range Interceptor. Your responsibilities include defining architecture, writing clean RTL in VHDL/Verilog/SystemVerilog, developing synthesis strategies, building comprehensive test plans, and conducting HIL tests. You will collaborate with cross-functional teams to ensure project success while mentoring junior engineers and maintaining compliance with aerospace standards. The role requires expertise in Xilinx/AMD toolsets, high-speed interfaces, digital design principles, and hands-on lab debugging skills using advanced equipment. Experience with UVM, Python testbenches, and configuration control tools like GitLab is essential for this fast-paced, high-impact position focused on delivering reliable FPGA solutions for defense applications.

What you'll do

  • Define FPGA architecture and draft design specifications to meet performance targets.
  • Develop synthesis strategies and ensure deterministic operation on chosen FPGA families.
  • Build comprehensive test plans and verification environments for functional correctness.
  • Lead hardware in the loop tests, board level debugging, and subsystem integration.
  • Translate system requirements into detailed FPGA architectures and resource studies.

What we're looking for

  • Bachelor’s degree in Electrical Engineering or related STEM field; Master’s preferred
  • Minimum 3 years of professional FPGA design and simulation verification experience
  • Proficiency in VHDL, Verilog, SystemVerilog for HDL programming
  • Experience with Xilinx/AMD toolsets (Vivado, Vitis) and UltraScale design methodology
  • Strong understanding of digital design principles including timing analysis and signal integrity
  • Practical laboratory debug experience with high-speed oscilloscopes and signal generators
  • Familiarity with Synopsys EDA tools for FPGA simulation and verification

More like this

Similar roles

ASIC & FPGA Design Engineer Senior

Lockheed Martin

Orlando, FL 3 days ago
VHDL Verilog SystemVerilog Xilinx Vivado AMD Vitis UltraScale design methodology Synopsys VCS AXI Ethernet TCP/IP PCIe Serial protocols High-speed oscilloscopes Spectrum analyzers Signal generators Synopsys EDA tools Simulink HDL Coder C/C++ DSP
Hybrid

FPGA Design Engineer Lead

Lockheed Martin

Orlando, FL 3 days ago
VHDL Verilog SystemVerilog UVM GitLab Xilinx Vivado AMD Vivado Synopsys VCS Git C C++ MATLAB Simulink Synplify NCSim ChipScope Simulink HDL Coder CI/CD
Hybrid

ASIC & FPGA Design Engineer, Senior

Lockheed Martin

Orlando, FL 3 days ago
VHDL Verilog Xilinx Intel Vivado Quartus MATLAB Simulink High-Level Synthesis Power Analysis Thermal Analysis Design Assurance Configuration Management Mentorship ASIC Design FPGA Co-Design Hardware-Software Co-Verification
Hybrid

ASIC/FPGA Design Engineer IV

Lockheed Martin

Littleton, CO 3 days ago $123,500$217,695
VHDL Verilog SystemVerilog Linux FPGAs Digital ASICs Mixed-signal ASICs Atlassian JIRA Microsoft Project Earned Value Management System CI/CD

ASIC FPGA Design Engineer V

Lockheed Martin

North Andover, MA 3 days ago $145,200$255,990
VHDL Verilog SystemVerilog Linux AMD_Xilinx_Vivado Microchip_Libero MS_Project JIRA Earned_Value_Management_System CI/CD

ASIC/FPGA Verification Engineer III

Lockheed Martin

Sunnyvale, CA +3 3 days ago $101,000$178,135
UVM VHDL Verilog SystemVerilog Linux Python Git JIRA MS Project EVMS AMD Vivado Microchip Libero