ASIC & FPGA Design Engineer, Senior

Lockheed Martin

Hybrid

Quick summary

Work type: Hybrid
Location: Orlando, FL
Posted: 3 days ago
Nearby: 99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $189k

$135k most similar roles pay here $230k

This listing doesn't post a salary. Most similar roles pay $164,600–$213,375.

Based on 240 similar postings.

Employer

About Lockheed Martin

Lockheed Martin is a global aerospace, defense, and security company that designs, develops, and manufactures advanced technology systems, products, and services for government and commercial customers worldwide.

Lockheed Martin currently has 611 open roles on FindRole.

Listed pay typically runs $101,000–$178,135 across 304 roles with salary data.

Most-posted roles

View all roles at Lockheed Martin

At a glance

TL;DR · ASIC & FPGA Design Engineer, Senior

Role Posting Log in to save

Join us as a Senior ASIC & FPGA Design Engineer on the ADSWAP CN team in Orlando, where you will lead the end-to-end creation of sophisticated FPGA architectures for advanced missile and fire control systems. Your responsibilities include defining specifications, conducting trade-off analyses to select optimal FPGA families, developing RTL using VHDL/Verilog, and driving synthesis and verification processes with tools like Vivado or Quartus. You will manage power and thermal budgets, integrate embedded processor cores via HLS, and ensure compliance with Design Assurance standards while mentoring junior engineers. Essential skills include expertise in FPGA design, proficiency in VHDL/Verilog, and experience with high-level synthesis and system-level modeling using MATLAB/Simulink. Ideal candidates have a background in aerospace or defense programs and familiarity with hardware-software co-verification.

Skills

VHDL Verilog Xilinx Intel Vivado Quartus MATLAB Simulink High-Level Synthesis Power Analysis Thermal Analysis Design Assurance Configuration Management Mentorship ASIC Design FPGA Co-Design Hardware-Software Co-Verification

What you'll do

Develop comprehensive FPGA design specifications and high-level architecture.
Conduct trade-off analyses to select optimal FPGA families for performance, cost, and schedule.
Build RTL using VHDL/Verilog and manage synthesis, place-and-route processes.
Perform architectural and functional verification through simulation and post-implementation testing.
Manage power and thermal budgets, ensuring designs meet strict envelope limits.

What we're looking for

Bachelor’s degree in Electrical or Computer Engineering, or equivalent experience.
Extensive FPGA design expertise using VHDL/Verilog and Vivado/Quartus tools.
Ability to lead cross-functional projects and communicate technical concepts effectively.
Strong analytical skills with focus on timing, power, and thermal analysis.
Experience in ASIC design and co-design of ASIC-FPGA solutions.
Proficiency in high-level synthesis (HLS) and embedded processor core integration.

Similar roles

ASIC & FPGA Design Engineer Senior

Lockheed Martin

Orlando, FL 3 days ago

VHDL Verilog SystemVerilog Xilinx Vivado AMD Vitis UltraScale design methodology Synopsys VCS AXI Ethernet TCP/IP PCIe Serial protocols High-speed oscilloscopes Spectrum analyzers Signal generators Synopsys EDA tools Simulink HDL Coder C/C++ DSP

Hybrid

Save

ASIC & FPGA Design Engineer Sr

Lockheed Martin

Orlando, FL 3 days ago

VHDL Verilog SystemVerilog Xilinx Vivado AMD Vitis Synopsys VCS AXI Ethernet TCP/IP PCIe GitLab UVM Simulink C C++ MATLAB Python Synplify ChipScope

Hybrid

Save

ASIC FPGA Design Engineer V

Lockheed Martin

North Andover, MA 3 days ago $145,200–$255,990

VHDL Verilog SystemVerilog Linux AMD_Xilinx_Vivado Microchip_Libero MS_Project JIRA Earned_Value_Management_System CI/CD

Save

ASIC/FPGA Design Engineer IV

Lockheed Martin

Littleton, CO 3 days ago $123,500–$217,695

VHDL Verilog SystemVerilog Linux FPGAs Digital ASICs Mixed-signal ASICs Atlassian JIRA Microsoft Project Earned Value Management System CI/CD

Save

FPGA Design Engineer Lead

Lockheed Martin

Orlando, FL 3 days ago

VHDL Verilog SystemVerilog UVM GitLab Xilinx Vivado AMD Vivado Synopsys VCS Git C C++ MATLAB Simulink Synplify NCSim ChipScope Simulink HDL Coder CI/CD

Hybrid

Save

Senior Staff FPGA Engineer

Lockheed Martin

Orlando, FL 3 days ago

VHDL Verilog SystemVerilog Xilinx Vivado Synopsys VCS UVM C C++ Python Git FPGA Digital Design Principles Hardware-Software Integration Version Control Systems MFC DAR Process Missile Systems Missile Safety

Save