ASIC/FPGA Design Engineer IV

Lockheed Martin

Quick summary

Work type
On-site
Location
Littleton, CO
Salary
$123,500–$217,695 / yr
Posted
3 days ago
Nearby
99+ roles within 25 mi

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $187k
This role $171k
$112k most similar roles pay here $233k

This role pays less than 69% of similar roles. Most pay $158,962–$214,050 — the shaded band above. At the midpoint, this role pays about $171k versus about $187k for comparable roles.

Based on 240 similar postings.

Employer

About Lockheed Martin

Lockheed Martin is a global aerospace, defense, and security company that designs, develops, and manufactures advanced technology systems, products, and services for government and commercial customers worldwide.

Lockheed Martin currently has 611 open roles on FindRole.

Listed pay typically runs $101,000–$178,135 across 304 roles with salary data.

Most-posted roles

View all roles at Lockheed Martin

At a glance

TL;DR · ASIC/FPGA Design Engineer IV

Role Posting Log in to save

Join the Silicon Solutions team at Lockheed Martin Space as an ASIC & FPGA Design Engineer, contributing to over 50 programs and R&D efforts in military, civil, commercial space, missiles, and deep space exploration. You will work on low SWaP, radiation-hardened devices, performing all aspects of ASIC and FPGA development from requirements capture through testing in a Linux-based environment. Responsibilities include supporting technical reviews, interfacing with verification teams, and presenting to stakeholders. Ideal candidates have 5+ years of experience in microchip design, HDL programming (VHDL, Verilog, SystemVerilog), and are US citizens capable of obtaining a DoD Secret clearance. Strong skills in Linux development, project management tools like JIRA, and customer communication are desired.

Skills

VHDL Verilog SystemVerilog Linux FPGAs Digital ASICs Mixed-signal ASICs Atlassian JIRA Microsoft Project Earned Value Management System CI/CD

What you'll do

  • Perform full lifecycle development of ASIC and FPGA designs in a Linux-based environment.
  • Capture initial requirements, design architecture, simulate, analyze, and test microchips for space applications.
  • Interface with independent verification teams to ensure accurate and reliable design validation.
  • Support technical reviews and present findings to internal and external stakeholders.
  • Work on low SWaP, radiation-hardened, space-rated devices for various aerospace projects.

What we're looking for

  • 5+ years of professional experience in ASIC and FPGA development.
  • Bachelor’s degree in Computer Engineering, Electrical Engineering or related field.
  • Proficiency in HDL programming with VHDL, Verilog, and/or SystemVerilog.
  • Experience working in a Linux-based high-performance computing environment.
  • Ability to obtain and maintain a DoD Secret clearance; US Citizenship required.
  • Technical leadership experience preferred but not mandatory.

Related searches

More ASIC jobs ASIC jobs in Littleton All jobs at Lockheed Martin

More like this

Similar roles

ASIC FPGA Design Engineer V

Lockheed Martin

North Andover, MA 3 days ago $145,200–$255,990
VHDL Verilog SystemVerilog Linux AMD_Xilinx_Vivado Microchip_Libero MS_Project JIRA Earned_Value_Management_System CI/CD
Save

ASIC/FPGA Engineer V

Lockheed Martin

Sunnyvale, CA +3 3 days ago $145,200–$255,990
ASIC FPGA Agile Waterfall Microsoft Project JIRA Earned Value Management System CI/CD Military Space Civil Space Commercial Space Missiles Satellite Surveillance Deep Space Exploration Manned Flight Missions Atlassian JIRA EVMS
Save

ASIC/FPGA Verification Engineer III

Lockheed Martin

Sunnyvale, CA +3 3 days ago $101,000–$178,135
UVM VHDL Verilog SystemVerilog Linux Python Git JIRA MS Project EVMS AMD Vivado Microchip Libero
Save

ASIC/FPGA Engineering Manager

Lockheed Martin

Sunnyvale, CA +3 3 days ago $145,200–$255,990
ASIC FPGA Earned Value Management System (EVMS) Atlassian JIRA Microsoft Project AMD Versal Xilinx Versal RF Digital Signal Processing (DSP) System design Agile Waterfall Python C++ VHDL Verilog Linux Git
Save

ASIC & FPGA Design Engineer Sr

Lockheed Martin

Orlando, FL 3 days ago
VHDL Verilog SystemVerilog Xilinx Vivado AMD Vitis Synopsys VCS AXI Ethernet TCP/IP PCIe GitLab UVM Simulink C C++ MATLAB Python Synplify ChipScope
Hybrid
Save

ASIC & FPGA Design Engineer Senior

Lockheed Martin

Orlando, FL 3 days ago
VHDL Verilog SystemVerilog Xilinx Vivado AMD Vitis UltraScale design methodology Synopsys VCS AXI Ethernet TCP/IP PCIe Serial protocols High-speed oscilloscopes Spectrum analyzers Signal generators Synopsys EDA tools Simulink HDL Coder C/C++ DSP
Hybrid
Save