ASIC Package Design Project Manager

Broadcom

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Fort Collins, CO
Employment
Full-time
Posted
6 days ago
Freshness
Confirmed live today
Closes
Jan 18, 2027

Market check

Salary context

How this pay compares to similar roles

Similar $205k
$148k most similar roles pay here $256k

This listing doesn't post a salary. Most similar roles pay $174,375–$236,262.

Based on 240 similar postings.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 121 open roles on FindRole.

Listed pay typically runs $121,900–$195,000 across 107 roles with salary data.

Most-posted roles

View all roles at Broadcom

At a glance

TL;DR · ASIC Package Design Project Manager

As an ASIC Package Design Project Manager, you will join a worldwide R&D team to lead engineers in designing complex flip-chip-BGA packages for high-performance ASICs. You will manage over twenty concurrent designs by creating project plans, tracking schedules and resources, and improving task coordination while communicating risks and status updates. Your role involves developing technical methodologies for package design and steering technology and design rules through collaboration with customers, vendors, and cross-functional teams. The work focuses on high-speed SerDes at 448G and higher, 5G RF/Microwave ADC/DAC, HBM, and DDR5 components for AI, networking, high-performance computing, and 5G base stations. You will apply expertise in signal integrity, power integrity, manufacturing flow, and DFx trade-offs while managing data like .mcm files, package spreadsheets, drawings, layout extractions, simulations, automation code development, and mechanical or thermal modeling.

What you'll do

  • Create and track project plans for over 20 concurrent package designs including scope, schedules, and resources.
  • Improve scheduling methodologies and task tracking systems to ensure projects remain on schedule.
  • Organize team and customer activities to maintain project momentum and milestones.
  • Communicate project status, upcoming steps, and potential risks to stakeholders.
  • Develop technical methodologies for the IC package design process.
  • Steer package technology and design rules based on input from team members.
  • Manage coordination between customers, vendors, and cross-functional internal teams.

What we're looking for

  • Candidates should have previous experience managing package design projects (preferred).
  • A Bachelor's degree and 12+ years of related experience are required, or a Master's degree and 10+ years of related experience.
  • Knowledge of package-level signal integrity and power integrity is required for application to package designs.
  • Technical understanding of the package design lifecycle and how substrates/packages fit into ASIC manufacturing flows is required.
  • Proficiency in design data types including .mcm, package spreadsheets, and drawings (POD, Lid, Substrate) is required.
  • Understanding of DFx trade-offs, layout SI/PI extractions, simulations, and mechanical/thermal modeling is required.
  • Strong self-management, organization, and project management skills are required to track 20+ concurrent designs.
  • Ability to collaborate with worldwide teams across multiple time zones and with external vendors is required.

More like this

Similar roles

ASIC Design Manager

Apple Inc

Cupertino, CA 37 days ago $206,200–$356,400
ASIC Design SOC Design Microarchitecture Power Management Lint CDC Synthesis ECO STA Physical Design Emulation Python Perl TCL System Architecture Asynchronous Interfaces
10+ yrs exp

IC Package Design Engineer

Cisco

Remote (San Jose, CA) 9 days ago $155,000–$222,600
ASIC Package Design PCB Design SI/PI high‑speed signaling Power Delivery EDA Tools Python Perl TCL multi‑die systems Interposers Floorplanning stack‑up definition Pinout Optimization
5+ yrs exp Remote

SI/PI Tech Project Manager

Broadcom

San Jose, CA +1 19 days ago $143,800–$230,000
Signal Integrity Power Integrity SerDes ASIC PCB Design flip-chip-BGA HBM DDR5 Lab Measurement Project Management Automation Code Development High-Performance Computing 5G RF/Microwave Optics
10+ yrs exp

Package Design Engineer

Broadcom

San Jose, CA +2 118 days ago $141,300–$226,000
Flip-chip BGA SerDes Signal Integrity Power Integrity Cadence APD Allegro Package Designer Cadence SKILL ASIC HBM DDR5 RF Microwave Layout Automation Manufacturability Reliability
10+ yrs exp

Package Design Engineer

Broadcom

San Jose, CA +2 58 days ago $121,900–$195,000
Flip-chip BGA SerDes Signal Integrity Power Integrity Cadence APD Allegro Package Designer Cadence SKILL HBM DDR5 RF/Microwave Layout Automation Process Development
8+ yrs exp

Package Design Engineer

Broadcom

San Jose, CA +2 19 days ago $82,500–$132,000
Flip-chip BGA SerDes Signal Integrity Power Integrity Cadence APD Allegro Cadence SKILL ASIC HBM DDR5 RF/Microwave Automation High-Performance Computing 5G
2+ yrs exp