ASIC Design Verification Engineer

Amd

Quick summary

Work type: On-site
Location: Austin, TX
Posted: 110 days ago
Closes: Mar 9, 2027
Nearby: 99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $191k

$134k most similar roles pay here $236k

This listing doesn't post a salary. Most similar roles pay $165,050–$216,250.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 56 open roles on FindRole.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · ASIC Design Verification Engineer

Role Posting Log in to save

The AMD UMC Team is seeking a senior ASIC Design Verification Engineer to join its dynamic and innovative group focused on developing cutting-edge DDR/LPDDR technologies for data centers and machine learning applications. In this role, you will collaborate with IP architects to design verification architectures and develop comprehensive test plans while taking ownership of key features across multiple projects. Your day-to-day responsibilities include creating and maintaining VIPs, libraries, and verification environments using System Verilog/UVM/SystemC, as well as triaging regressions and analyzing functional coverage. You will also deploy industry-leading methodologies like UVM and formal verification to ensure high-quality IP delivery. Ideal candidates possess strong analytical skills, proficiency in digital design and computer architecture, and experience with tools such as Verilog, C/C++, and Linux/Windows environments.

Skills

SystemVerilog UVM C++ Verilog Linux Windows Python Git CI/CD Jenkins Docker Kubernetes AWS Google Cloud Platform PostgreSQL Mentor Graphics Calibre Cadence Incisive Simulator Formal Verification Random Testing Directed Testing

What you'll do

Develop and maintain VIP, libraries, and verification environments using System Verilog/UVM.
Create test plans and develop random/directed testcases for complex IP blocks.
Analyze functional coverage and debug regressions in simulation environments.
Deploy industry-leading verification methodologies like UVM and formal verification.
Reproduce post-silicon functional bugs in dynamic simulations or formal verification.

What we're looking for

Extensive ASIC design and verification experience required.
Proficient in System Verilog/UVM for test plan development and regression testing.
Strong analytical skills with keen attention to detail and problem-solving abilities.
Experience in developing, modifying, and maintaining VIPs and verification environments.
Knowledge of digital design, computer architecture, and security verification preferred.
BS/MS degree in Engineering (Electrical/Electronics/Computer) or Computer Science.

Similar roles

Senior ASIC Design Verification Engineer

Nvidia

Santa Clara, CA 39 days ago $136,000–$218,500

Verilog SystemVerilog UVM SVA VCS Perl Tcl Makefiles Python LLMs Agentic AI frameworks VCS-XA Gate Level Simulation Formal Equivalence

Hybrid

Save

Senior Verification Engineer

Microsoft

32 days ago $119,800–$234,700

SystemVerilog UVM C++ PCIe CXL ARM AMBA Python CI/CD Kubernetes Docker AWS Azure Git Jenkins Prometheus Grafana Terraform Ansible PostgreSQL MSSQL

Save