Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

6 of up to 20 (filtered)

Internship, Hardware Physical Design / VLSI

Nvidia

Santa Clara, CA 5 days ago
Actively hiring Confirmed live today Posted this week Trusted
VLSI Physical Design Floorplanning Place and Route Static Timing Analysis Clock Tree Synthesis Physical Verification DRC LVS Power Integrity IR Drop Analysis RC Extraction Digital Design Mixed-Signal Design Computer Architecture ICC2 PrimeTime dc_shell Innovus SeaHawk Python C++ C Perl TCL Linux SKILL Make Design Compiler Scheme

Microprocessor VLSI Physical Design Engineer

Amd

Fort Collins, CO 84 days ago $144,800–$217,200
Actively hiring Confirmed live yesterday High trust Competitive pay
VLSI Physical Design FinFET Verilog RTL Computer Architecture Clock Tree Synthesis Static Timing Analysis Physical Verification Sign Off IR Drop Analysis Parasitic Extraction Floor planning Perl C Tcl SRAM Digital Circuits
Hybrid

Senior Software R&D Engineer, VLSI Physical Design

Nvidia

Santa Clara, CA +1 97 days ago $168,000–$264,500
Actively hiring Confirmed live today High trust Above market
C++ VLSI Physical Design Machine Learning Python Perl Tcl ICC2 Innovus PrimeTime Tempus StarRC Distributed Computing Multithreading Reinforcement Learning GNNs EDA Tools
6+ yrs exp Hybrid

Software R&D Engineer, VLSI Physical Design

Nvidia

Austin, TX +1 97 days ago $116,000–$189,750
Actively hiring Confirmed live today High trust Below market
C++ VLSI Physical Design Machine Learning Python Perl Tcl ICC2 Innovus PrimeTime Tempus StarRC Distributed Computing Multithreading Reinforcement Learning Graph Neural Networks Parallel Computing EDA Tools

Senior Microprocessor VLSI Physical Design Engineer

Amd

Fort Collins, CO 119 days ago $178,400–$267,600
Actively hiring Confirmed live yesterday High trust Above market
VLSI Physical Design Verilog RTL Static Timing Analysis Clock Tree Synthesis Floor planning Placement Routing Parasitic Extraction IR drop analysis Electromigration Physical Verification Sign Off Perl C Tcl Computer Architecture SRAM Digital Circuits

Senior Software R&D Engineer, VLSI Physical Design

Nvidia

Santa Clara, CA +1 152 days ago $168,000–$264,500
Actively hiring Confirmed live today High trust Above market
C++ VLSI Physical Design Computational Geometry Graph Theory Placement Routing Floorplanning Machine Learning Multithreading Distributed Computing ICC2 Innovus CAD EDA Visualization C++17 C++14
Hybrid