Browse tech roles

RTL System Verilog Verilog Python Perl AMBA AXI Static Timing Analysis CDC RDC LINT Synthesis PPA Optimization Cryptography AES SHA Elliptic Curve Cryptography root-of-trust Secure Boot Silicon Validation Post-silicon Debug +15 more Show less

Risk Management Framework (RMF) NIST Cybersecurity Engineering Supply Chain Risk Management (SCRM) Program Protection Agile Embedded Systems Cloud Computing Cameo Attack Path Modeling Criticality Analysis CompTIA Security+ CISSP +8 more Show less

Offensive Security Penetration Testing Security Engineering Code Review Vulnerability Research Security Design Review Security Research Adversary Mindset Computer Science +4 more Show less

C C++ Penetration Testing Vulnerability Research Code Audit Windows Architecture OS Security Security Engineering Network Protocols Security Research +5 more Show less

Verilog RTL SystemVerilog UVM OVM SoC Architecture Applied Cryptography Secure Boot Key Management AXI AHB Python Perl TCL UPF CDC RDC LINT Timing Analysis Synthesis Hardware Root of Trust +15 more Show less

Verilog RTL SystemVerilog UVM OVM SoC Architecture Applied Cryptography Secure Boot Key Management AXI AHB Python Perl TCL UPF CDC RDC LINT Timing Analysis Synthesis Hardware Root of Trust +15 more Show less

Embedded Systems Cybersecurity Reverse Engineering Risk Management Framework Cryptography Hardware Design Firmware) Assurance Software Attack Surface Analysis System Integration Unit Testing System Testing Validation and Verification EO/IR RF Radar Satellite JSIG DAAPM Architecture Design Trade Studies +15 more Show less