Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

7 of up to 20 (filtered)

Senior Tier 2 Helpdesk Specialist

Leidos

Albuquerque, NM 8 days ago
Actively hiring Confirmed live yesterday High trust
VDI SIPR Windows PowerShell ITSM ITIL Imaging Network Administration Cybersecurity Microsoft Planner Scripting SEC+ VTC Suites
8+ yrs exp

Senior Tier 2 Helpdesk Lead

Leidos

Fort Belvoir, VA 8 days ago
Actively hiring Confirmed live today High trust
ITSM ITIL PowerShell VDI Windows Network Administration Cybersecurity Imaging SIPR SCIF Microsoft Planner Scripting
8+ yrs exp

Senior Tier 2 Helpdesk Specialist

Leidos

Fort Belvoir, VA 11 days ago
Actively hiring Confirmed live yesterday High trust
ITSM ITIL Service Now Remedy Windows Server Cisco VDI Cybersecurity Network Administration IAT Level II security 8140 8570
5+ yrs exp

Next-Gen High-Speed HBM LPDDR Memory Subsystem ASIC Digital Design Engineer

Qualcomm

San Diego, CA 40 days ago $145,600–$218,400
Actively hiring Confirmed live today Trusted Competitive pay
ASIC Design RTL Coding Hardware Architecture LPDDR HBM NoC SRAM Cache Controller x86 ARM Synthesis Timing Closure Physical Design Gate Level Simulation Power Analysis Digital Design ISA Architecture
4+ yrs exp

Next-Gen High-Speed HBM LPDDR Memory Controller ASIC Digital Design Engineer

Qualcomm

San Diego, CA 40 days ago $145,600–$218,400
Actively hiring Confirmed live today Trusted Competitive pay
ASIC Design RTL Coding Front-end Digital Design Hardware Architecture LPDDR HBM SRAM Cache Controller NoC x86 ARM Synthesis Timing Closure Gate Level Simulation Power Analysis ISA Architecture
4+ yrs exp

Senior RTL Design Engineer, DDR/LPDDR Memory Controller

Amd

Austin, TX +2 109 days ago $178,400–$267,600
Actively hiring Confirmed live yesterday High trust Above market
RTL Design Verilog SystemVerilog Python Perl Tcl Digital Logic Design Computer Architecture DDR LPDDR EDA Tools Lint CDC Timing Analysis Synthesis Simulation IP Microarchitecture