Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

5 of up to 20 (filtered)

Staff Design Verification Engineer, Coherent Interconnect

Arm Holdings

Austin, TX 4 days ago $198,100–$268,000
Actively hiring Confirmed live yesterday Posted this week High trust Above market
SystemVerilog UVM RTL Design Formal Verification Python Perl AMBA CHI PCIe Compute Express Link Cache Coherence Memory Systems Bus Protocols
8+ yrs exp Hybrid

Senior Verification Engineer, High Speed Coherent Interconnect Hub

Nvidia

Santa Clara, CA 7 days ago $136,000–$218,500
Actively hiring Confirmed live today Posted this week High trust Competitive pay
SystemVerilog UVM Constrained-Random Verification Coverage-Driven Verification Python Perl Shell ASIC Verification RTL CHI AXI FPGA Emulation Coherent Interconnects
3+ yrs exp Hybrid

Senior Design Verification Engineer, Fabric Interconnect

Microsoft

22 days ago $119,800–$234,700
Actively hiring Confirmed live yesterday Trusted Competitive pay
System Verilog UVM Python PCIe CXL CHI AMBA Generative AI Fabric Interconnects Coherency Simulation Test Bench IP Verification Post-processing
5+ yrs exp Hybrid

Design Verification Engineer, Fabric Interconnect

Microsoft

22 days ago $102,100–$202,200
Actively hiring Confirmed live yesterday Trusted Below market
System Verilog UVM Python PCIe CXL CHI AMBA Generative AI Fabric Interconnects SOC Simulation Verification Environments Post-processing
2+ yrs exp Hybrid

Staff Design Verification Engineer, Network Coherent Interconnect

Arm Holdings

Austin, TX 30 days ago $198,100–$268,000
Actively hiring Confirmed live today High trust Above market
System Verilog UVM RTL Design Python Perl Formal Verification AMBA AXI ACE CHI Microarchitecture Cache Coherence Data Structures Algorithms Object-Oriented Programming
8+ yrs exp Hybrid