Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

9 of up to 20 (filtered)

Next Gen CPU Power Management RTL Design Engineer

Amd

Santa Clara, CA 15 days ago $166,400–$249,600
Actively hiring Confirmed live yesterday High trust Competitive pay
Verilog SystemVerilog C C++ RTL Design Microarchitecture Power Management Clock Domain Crossing DVFS Firmware Silicon Validation Lint CDC Analysis Digital Design Low-power Design

CPU Power Management Microarchitect/RTL Engineer

Apple Inc

Santa Clara, CA 16 days ago $184,700–$324,800
Actively hiring Confirmed live yesterday High trust Above market
RTL Verilog VHDL Microarchitecture DVFS DVFM C C++ Python Perl Simulation Emulation Power Management Logic Design
10+ yrs exp

CPU Power Engineer

Apple Inc

Santa Clara, CA 16 days ago $184,700–$324,800
Actively hiring Confirmed live yesterday High trust Above market
RTL Micro-architecture Physical Design Python Perl TCL STA SPICE CMOS PrimePower PowerArtist Logic Design Device Physics Auto Place and Route
10+ yrs exp

CPU Power Engineer

Apple Inc

Santa Clara, CA 16 days ago $150,400–$277,600
Actively hiring Confirmed live yesterday High trust Competitive pay
VLSI Design Circuit Analysis Logic Design Python CMOS CPU Architecture Power Modeling Power Management Micro-architecture
3+ yrs exp

CPU Power Management Microarchitect/RTL Engineer

Apple Inc

Santa Clara, CA 16 days ago $150,400–$277,600
Actively hiring Confirmed live yesterday High trust Competitive pay
RTL Verilog VHDL Microarchitecture DVFS DVFM C C++ Python Perl Simulation Emulation Waveform Debugging Power Management Logic Design
3+ yrs exp

CPU Power Management Microarchitect/RTL Engineer

Apple Inc

Santa Clara, CA 16 days ago $184,700–$324,800
Actively hiring Confirmed live yesterday High trust Above market
RTL Verilog VHDL Microarchitecture DVFS DVFM C C++ Python Perl Simulation Emulation Power Management Logic Design
10+ yrs exp

CPU Power Engineer

Apple Inc

Santa Clara, CA 16 days ago $184,700–$324,800
Actively hiring Confirmed live yesterday High trust Above market
RTL Micro-architecture Physical Design Python Perl TCL STA SPICE CMOS PrimePower PowerArtist Logic Design Device Physics Auto Place and Route
10+ yrs exp

CPU Processor Power Management Verification Engineer

Apple Inc

Santa Clara, CA 16 days ago $150,400–$277,600
Actively hiring Confirmed live yesterday High trust Above market
System Verilog UVM Python Perl Assembly Verilog Formal Verification UPF FPGA Simulation Emulation Low Power Simulation Scripting Silicon Debug
3+ yrs exp

CPU Processor Power Management Verification Engineer

Apple Inc

Santa Clara, CA 16 days ago $184,700–$324,800
Actively hiring Confirmed live yesterday High trust Above market
System Verilog Verilog UVM Python Perl Assembly Formal Verification UPF FPGA Simulation Emulation Power Management Clock Control RTL
10+ yrs exp