Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

20 of up to 20 (filtered)

Senior Silicon Photonics Design Engineer, RFIC Engineering

SpaceX

Palo Alto, CA +1 12 days ago $175,000–$280,000
Actively hiring Confirmed live today Trusted Above market
Silicon Photonics PIC RFIC Lumerical COMSOL HFSS Spectre ADS SerDes PAM4 NRZ MZM Microring Modulators InGaAs InP CTLE Spectrum Analyzers Vector Signal Analyzers High Speed Oscilloscopes BERT Floor Planning
5+ yrs exp

Senior Staff Security Engineer, AI, VMR, Offensive Security

GEICO

Bethesda, MD +3 15 days ago $120,000–$260,000
Actively hiring Confirmed live today High trust Competitive pay
Vulnerability Management Offensive Security Python Go Java AWS Azure GCP CI/CD DevSecOps Penetration Testing Purple Teaming SIEM SOAR NIST CSF PCI SOX NYDFS
10+ yrs exp

Senior ASIC Design Engineer

SpaceX

Palo Alto, CA +3 18 days ago $175,000–$280,000
Actively hiring Confirmed live today Trusted Above market
Verilog System Verilog ASIC SoC RTL Design Python AXI AHB EDA Tools HDL Simulators HDL Lint Tools Synthesis Timing Closure Formality Check Clock Domain Crossing Power Optimization
5+ yrs exp

Senior ASIC Design Engineer

SpaceX

Irvine, CA +3 27 days ago $165,000–$265,000
Actively hiring Confirmed live today Trusted Competitive pay
Verilog System Verilog RTL Design ASIC SoC Python AXI AHB EDA Tools HDL Simulators HDL Lint Tools Synthesis Timing Closure Formality Check Clock Domain Crossing Power Optimization
5+ yrs exp

Senior ASIC Design Engineer

SpaceX

Redmond, WA +3 27 days ago $165,000–$270,000
Actively hiring Confirmed live today Trusted Above market
RTL Design Verilog System Verilog ASIC SoC Python AXI AHB Synthesis Timing Closure HDL Simulators HDL Lint Tools Clock Domain Crossing Power Optimization Embedded CPU Subsystems
5+ yrs exp

Senior ASIC Design Engineer

SpaceX

Austin, TX +3 27 days ago
Actively hiring Confirmed live today Low trust
Verilog System Verilog RTL Design ASIC SoC Synthesis Timing Closure AXI AHB Python HDL Simulators HDL Lint Tools Clock Domain Crossing Power Optimization Embedded CPU Subsystems Formality Check Silicon Bring-up
5+ yrs exp

Senior Site Reliability Engineer, AI Infrastructure

SpaceX

Palo Alto, CA +3 36 days ago $165,000–$265,000
Actively hiring Confirmed live today Trusted Above market
Kubernetes Python Linux Terraform Ansible C++ Go Bash OCI Containers TCP/IP Bazel Makefiles Distributed Databases NVIDIA GPU Monitoring Virtualization
5+ yrs exp

Senior Site Reliability Engineer, AI Infrastructure

SpaceX

Redmond, WA +3 43 days ago $165,000–$270,000
Actively hiring Confirmed live today Trusted Above market
Kubernetes Python Linux Terraform Ansible C++ Go Bash OCI Containers NVIDIA GPU TCP/IP Bazel Makefiles Distributed Databases Monitoring Virtualization
5+ yrs exp

Senior Site Reliability Engineer, AI Infrastructure

SpaceX

Hawthorne, CA +3 43 days ago $165,000–$265,000
Actively hiring Confirmed live today Trusted Above market
Kubernetes Python Linux Terraform Ansible C++ Go Bash NVIDIA GPU TCP/IP Bazel Makefiles OCI Containers Monitoring Virtualization
5+ yrs exp

Senior Site Reliability Engineer, AI Infrastructure

SpaceX

Washington, DC +3 43 days ago $165,000–$265,000
Actively hiring Confirmed live today Trusted Above market
Kubernetes Python Linux Terraform Ansible C++ Go Bash NVIDIA GPU TCP/IP Bazel Makefiles OCI Containers Monitoring Virtualization
5+ yrs exp

Senior DSP Systems Engineer

SpaceX

Irvine, CA +1 75 days ago $165,000–$265,000
Actively hiring Confirmed live today Low trust Competitive pay
Digital Signal Processing ASIC FPGA MATLAB C/C++ Python Massive MIMO Digital Beamforming software-defined radio GNU Radio LTE WiFi TDMA CDMA OFDMA Git JIRA Confluence Bitbucket Bamboo Link Budgets
5+ yrs exp

Senior DSP Systems Engineer

SpaceX

Palo Alto, CA +1 75 days ago $175,000–$280,000
Actively hiring Confirmed live yesterday Trusted Above market
Digital Signal Processing ASIC FPGA MATLAB C/C++ Python Massive MIMO Digital Beamforming Software-Defined Radio GNU Radio TDMA CDMA OFDMA LTE WiFi Git JIRA Confluence Bitbucket Bamboo
5+ yrs exp

Senior Site Reliability Engineer

SpaceX

Redmond, WA +2 91 days ago $165,000–$270,000
Actively hiring Confirmed live today Low trust Above market
DevOps Kubernetes Istio Python C# Java Scala Go Apache Kafka Spark HBase HDFS Flink Linux Distributed Systems Monitoring Version Control
5+ yrs exp

Senior Site Reliability Engineer

SpaceX

Palo Alto, CA +2 91 days ago $165,000–$280,000
Actively hiring Confirmed live today Low trust Above market
DevOps Kubernetes Istio Python C# Java Scala Go Apache Kafka Spark HBase HDFS Flink Linux Distributed Systems Monitoring Version Control
5+ yrs exp

Senior Site Reliability Engineer

SpaceX

Hawthorne, CA +2 91 days ago $165,000–$265,000
Actively hiring Confirmed live today Low trust Above market
DevOps Kubernetes Istio Python C# Java Scala Go Apache Kafka Spark HBase HDFS Flink Linux Distributed Systems Version Control Monitoring
5+ yrs exp

Senior RFIC Layout Designer

SpaceX

Palo Alto, CA +2 98 days ago $150,000–$245,000
Actively hiring Confirmed live today Low trust Competitive pay
RFIC Layout Analog Layout IC Design ASIC Mixed Signal Python Perl Shell Scripting Linux Design Rule Checking Revision Control RFIC Design Tape Out
5+ yrs exp

Senior RFIC Layout Designer

SpaceX

Irvine, CA +2 98 days ago $140,000–$230,000
Actively hiring Confirmed live today Low trust Competitive pay
RFIC Layout Analog Layout IC Design ASIC Mixed Signal Python Perl Shell Scripting Linux Design Rule Checking Revision Control RFIC Design Silicon Technology
5+ yrs exp

Senior RFIC Design Engineer

SpaceX

Redmond, WA +2 98 days ago $165,000–$270,000
Actively hiring Confirmed live today Low trust Above market
RFIC Design Analog IC CMOS SiGe Spectre ADS HFSS Momentum Floor Planning QPSK APSK QAM Ku-band K-band Ka-band Spectrum Analyzer Vector Signal Analyzer Network Analyzer DSP Modem Phase-Locked Loops Power Amplifiers Filters Mixers
5+ yrs exp

Senior RFIC Layout Designer

SpaceX

Redmond, WA +2 98 days ago $140,000–$235,000
Actively hiring Confirmed live today Low trust Competitive pay
RFIC Layout Analog Layout ASIC Design Mixed Signal IC Design Design Rule Checking Python Perl Shell Scripting Linux Revision Control Pre-silicon Verification Post-silicon Validation
5+ yrs exp

Senior RFIC Design Engineer

SpaceX

Irvine, CA +2 98 days ago $165,000–$265,000
Actively hiring Confirmed live today Low trust Above market
RFIC Design Analog IC CMOS SiGe Spectre ADS HFSS Momentum Floor Planning Phase-Locked Loops Vector Modulators QPSK APSK QAM Spectrum Analyzers Vector Signal Analyzers Network Analyzers Ku-band K-band Ka-band
5+ yrs exp